

**1994
FLASH
MEMORY
DATA BOOK**

MICRON
QUANTUM DEVICES, INC.

5/12 VOLT FLASH MEMORY	1
3.3/12 VOLT FLASH MEMORY	2
PACKAGE INFORMATION	3
SALES INFORMATION	4

FLASH MEMORY DATA BOOK

Micron Quantum Devices' products are marketed worldwide by Micron Semiconductor, Inc. For additional information contact:

Micron Semiconductor, Inc.
2805 East Columbia Road
Boise, Idaho 83706
Telephone: 208-368-3900
Fax: 208-368-4431
Micron DataFaxSM: 208-368-5800
Customer Comment Line:
U.S.A. 800-932-4992
Intl. 01-208-368-3410
Fax 208-368-3342

©1994, Micron Quantum Devices, Inc.
Printed in the U.S.A.

Micron Quantum Devices, Inc., reserves the right to change products or specifications without notice.
Micron DataFax is a service mark of Micron Semiconductor, Inc.



ABOUT THE COVER:

Front — A wafer of Micron Quantum Devices' 4 Meg Boot Block Flash memory.

IMPORTANT NOTICE

Micron Quantum Devices, Inc. (Micron), reserves the right to change products or specifications without notice. Customers are advised to obtain the latest versions of product specifications, which should be considered in evaluating a product's appropriateness for a particular use. There is no assurance that Micron's semiconductor products are appropriate for any application by a customer.

MICRON MAKES NO WARRANTIES, EXPRESSED OR IMPLIED, INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OTHER THAN COMPLIANCE WITH MICRON'S SPECIFICATION SHEET FOR THE PRODUCT AT THE TIME OF DELIVERY. IN NO EVENT SHALL MICRON BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES AS A RESULT OF THE PERFORMANCE, OR FAILURE TO PERFORM, OF ANY MICRON PRODUCT.

ANY CLAIM AGAINST MICRON MUST BE MADE WITHIN 90 DAYS FROM THE DATE OF SHIPMENT BY MICRON AND MICRON HAS NO LIABILITY THEREAFTER. Micron's

liability is limited to replacement of defective product or either Customer or Micron may elect refund of amounts paid in lieu of replacement. The warranty covers only defects arising under normal use and not malfunctions resulting from misuse, abuse, modification, or repairs by anyone other than Micron.

MICRON'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF MICRON. Life support devices or systems are those which are intended to support or sustain life and whose failure to perform can be reasonably expected to result in a significant injury or death to the user. Critical components are those whose failure to perform can be reasonably expected to cause failure of a life support device or system or affect its safety or effectiveness.

MICRON DOES NOT WARRANT PRODUCT TO BE FREE OF CLAIMS OF PATENT INFRINGEMENT BY ANY THIRD PARTY AND DISCLAIMS ANY SUCH WARRANTY OR INDEMNIFICATION AGAINST PATENT INFRINGEMENT.

Dear Customer:

Micron Quantum Devices, Inc. is a recently formed subsidiary of Micron Semiconductor, Inc. Micron Quantum Devices is dedicated to the design, manufacture and marketing of high-quality, highly reliable flash memory components. Our corporate mission is:

*“To be a world-class team
developing advantages for our customers.”*

At Micron Quantum Devices, we are pursuing the design and development of state-of-the-art flash memory devices with the latest in advanced memory process technology from Micron Semiconductor, developed from years of experience with advanced DRAM, SRAM and specialty memory products. We have developed a unique test and reliability program leveraging our intelligent burn-in system, AMBYX[®], which evaluates and reports the quality level of each and every component we produce.

We are dedicated to continuous improvement of all our products and services. This means continual reduction of electrical and mechanical defect levels. It also means the addition of new services such as “just-in-time” delivery and electronic data interchange programs. And when you have a design or application question, you can get the answers you need from one of Micron’s applications engineers.

We’re proud of our products, our progress and our performance. And we’re pleased that you’re choosing Micron as your memory supplier.

The Micron Team

ADVANTAGES

Micron Quantum Devices, Inc. and its parent company, Micron Semiconductor, Inc., bring quality, productivity and innovation together to provide advantages for our customers. Our products feature some of the industry's fastest speeds and smallest die sizes. And we establish delivery standards based on customer expectations, including JIT programs, made possible by ever-increasing product reliability.

MICRON DATAFAX

When you can't afford to wait for critical product information or specifications, Micron Semiconductor offers a convenient solution available 24 hours a day, every day. Micron DataFax enables you to make automated requests for data sheets, product literature, and other information from your fax machine. Just dial 208-368-5800 from your fax machine and Micron DataFax will give you instructions on how to order documents, including an index of documents. Once your order is placed, Micron DataFax will process your order, faxing up to two documents per call to your fax machine.

QUALITY

Without a doubt, quality is the most important thing we provide to every Micron customer with each Micron shipment. That's because we believe that quality must be internalized consistently at each level of our company. We provide every Micron team member with the training and motivation needed to make Micron's quality philosophy a reality.

One way we have measurably improved both productivity and product quality is through our own quality improvement program formed by individuals throughout the company. Micron quality teams get together to address a wide range of issues within their areas. We consistently and regularly perform a company-wide self-assessment based on the Malcolm Baldrige National Quality Award criteria. We've also implemented statistical process controls to evaluate every facet of the memory design, fabrication, assembly and shipping process. Using the AMBYX intelligent burn-in and test system gives Micron a unique edge in product reliability.

ABOUT THIS BOOK

CONTENT

The 1994 *Flash Memory Data Book* from Micron Quantum Devices, Inc. provides specifications on Micron's Flash memory products.

SECTION ORGANIZATION

Micron Quantum Devices' 1994 *Flash Memory Data Book* contains a detailed Table of Contents with sequential and numerical indexes of products as well as a complete product selection guide. The *Data Book* is organized into four sections:

- **Sections 1-2:** Individual product families. Each contains a product selection guide followed by data sheets.
- **Section 3:** Packaging information.
- **Section 4:** Sales information, including a list of sales representatives and distributors worldwide.

DATA SHEET SEQUENCE

Data sheets in this book are ordered first by density and second by bus width. For example, the 5 Volt Flash Memory section begins with 2 Meg products: first the 256K x 8 data sheet followed by 128K x 16 data sheet and all other configurations in order of ascending density. Next come the 4 Meg products, followed by 8 Meg, etc., as applicable to the specific product family.

DATA SHEET DESIGNATIONS

As detailed in the table below, each Micron product data sheet is classified as either Advance, Preliminary or Final. In addition, new product data sheets that are new additions are designated with a "New" indicator in the tab area of each page.

SURVEY

We have included a removable, postage-paid survey form in the front of this book. Your time in completing and returning this survey will enhance our efforts to continually improve our product literature.

For more information on Micron Quantum Devices product literature, or to order additional copies of this publication, contact

Micron Semiconductor, Inc.
2805 East Columbia Road
Boise, ID 83706
Phone: 208-368-3900
Fax: 208-368-4431
Micron DataFax: 208-368-5800
Customer Comment Line:
U.S.A. 800-932-4992
Intl. 01-208-368-3410
Fax 208-368-3342


DATA SHEET DESIGNATIONS

DATA SHEET MARKING	DEFINITION
Advance	This data sheet contains initial descriptions of products still under development.
Preliminary	This data sheet contains initial characterization limits that are subject to change upon full characterization of production devices.
No Marking	This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.
New	This data sheet (which may be either Advance, Preliminary or Final) is a new addition to the data book.

NOTE: Micron Quantum Devices' *Flash Memory Data Book* uses acronyms to refer to certain industry-standard-setting bodies. These are defined below:

- EIA/JEDEC—Electronics Industry Association/Joint Electron Device Engineering Council
- JEIDA—Japanese Electronics Industry Development Association
- PCMCIA—Personal Computer Memory Card International Association

EXPANDED COMPONENT NUMBERING SYSTEM



AA – PRODUCT LINE IDENTIFIER

Micron Product MT

BB – PRODUCT FAMILY

Flash 28
 DRAM 4
 TPD RAM 43
 SRAM 5
 Synchronous SRAM 58

CC – PROCESS TECHNOLOGY

CMOS C
 Low Voltage CMOS LC
 Flash CMOS F
 Low Voltage Flash CMOS LF

DDDD – DEVICE NUMBER

(Can be modified to indicate variations)

Flash Density, Configuration
 DRAM Width, Density
 TPD RAM Width, Density
 SRAM Total Bits, Width
 Synchronous SRAM Density, Width

E – DEVICE VERSIONS

(Alphabetic characters only; located between D and F when required.)


JEDEC Test Mode (4 Meg DRAM) J
 Errata on Base Part Q

FFF – PACKAGE CODES

PLASTIC

DIP Blank
 DIP (Wide Body) W
 ZIP Z
 LCC EJ
 SOP/SOIC SG
 QFP LG
 TSOP (Type I) VG
 TSOP (Type I, Reversed) XG
 TSOP (Type II) TG
 TSOP (Reversed) RG
 TSOP (Longer) TL
 SOJ DJ
 SOJ (Reversed) DR
 SOJ (Longer) DL

EXPANDED COMPONENT NUMBERING SYSTEM (continued)



GG – ACCESS TIME

-5	5ns or 50ns
-6	6ns or 60ns
-7	7ns or 70ns
-8	8ns or 80ns
-10	10ns or 100ns
-12	12ns or 120ns
-15	15ns or 150ns
-17	17ns
-20	20ns
-25	25ns
-35	35ns
-45	45ns
-50 (SRAM only)	50ns
-53	53ns
-55	55ns
-70 (SRAM only)	70ns

ZZ ZZ – PROCESSING CODES

(Multiple processing codes are separated by a space and are listed in hierarchical order.)

Example:

A DRAM supporting low power, extended refresh (L); low voltage (V) and the industrial temperature range (IT) would be indicated as V L IT.

Interim	I
Low Voltage	V

ZZ ZZ – PROCESSING CODES (continued)

DRAMs	
Low Power (Extended Refresh)	L
Low Power (Self Refresh)	S
SRAMs	
Low Volt Data Retention	L
Low Power	P
Low Power, Low Volt Data Retention	LP
Flash	
Bottom Boot	B
Top Boot	T
EPI Wafer	E
Commercial Testing	
0°C to +70°C	Blank
-40°C to +85°C	IT
-40°C to +125°C	AT
-55°C to +125°C	XT
Special Processing	
Engineering Sample	ES
Mechanical Sample	MS
Sample Kit*	SK
Tape-and-Reel*	TR
Bar Code*	BC

* Used in device order codes; this code is not marked on device.

5/12 VOLT FLASH MEMORY		PAGE
MT28F002	256K x 8	BB, AUTO 1-1
MT28F200	128K x 16/256K x 8	BB, AUTO 1-25
MT28F004	512K x 8	BB, AUTO 1-49
MT28F400	256K x 16/512K x 8	BB, AUTO 1-73
MT28F008	1 Meg x 8	SB, AUTO, DPD 1-97

BB	Boot Block	AUTO	Automated W/E Algorithm
SB	Symmetric Block	DPD	Deep Power Down

3.3/12 VOLT FLASH MEMORY		PAGE
MT28LF002	256K x 8	BB, AUTO 2-1
MT28LF200	128K x 16/256K x 8	BB, AUTO 2-3
MT28LF004	512K x 8	BB, AUTO 2-5
MT28LF400	256K x 16/512K x 8	BB, AUTO 2-7
MT28LF008	1 Meg x 8	SB, AUTO, DPD 2-31

BB	Boot Block	AUTO	Automated W/E Algorithm
SB	Symmetric Block	DPD	Deep Power Down

PACKAGE INFORMATION		PAGE
Index		3-1
Package Drawings		3-2

SALES INFORMATION		PAGE
Product Numbering System		4-1
Ordering Information and Examples		4-3
North American Sales Representatives and Distributors		4-4
International Sales Representatives and Distributors		4-16

NUMERICAL INDEX	PAGE
Part #, MT	
28F002 5V/12 Flash Memory	1-1
28F004 5V/12 Flash Memory	1-49
28F008 5V/12 Flash Memory	1-97
28F200 5V/12 Flash Memory	1-25
28F400 5V/12 Flash Memory	1-73
28LF002 3.3V/12 Flash Memory	2-1
28LF004 3.3V/12 Flash Memory	2-5
28LF008 3.3V/12 Flash Memory	2-31
28LF200 3.3V/12 Flash Memory	2-3
28LF400 3.3V/12 Flash Memory	2-7

5/12 VOLT FLASH MEMORY PRODUCT SELECTION GUIDE

Memory Configuration	Features/Options	Part Number	Access Time (ns)	Typical Power Dissipation		Package/Number of Pins		Page
				Standby	Active	SOP	TSOP	
256K x 8	BB, AUTO	MT28F002	60, 80, 100	100µA	60mA	-	40	1-1
128K x 16/ 256K x 8	BB, AUTO	MT28F200	60, 80, 100	100µA	60mA	44	56	1-25
512K x 8	BB, AUTO	MT28F004	60, 80, 100	100µA	60mA	-	40	1-49
256K x 16/ 512K x 8	BB, AUTO	MT28F400	60, 80, 100	100µA	60mA	44	56	1-73
1 Meg x 8	SB, AUTO, DPD	MT28F008	80, 90, 100	100µA	50mA	44	40	1-97

BB = Boot Block, AUTO = Automated W/E Algorithm, SB = Symmetric Block, DPD = Deep Power Down

3.3/12 VOLT FLASH MEMORY PRODUCT SELECTION GUIDE

Memory Configuration	Features/Options	Part Number	Access Time (ns)	Typical Power Dissipation		Package/Number of Pins		Page
				Standby	Active	SOP	TSOP	
256K x 8	BB, AUTO	MT28LF002	90, 100, 120	120µA	30mA	-	40	2-1
128K x 16/ 256K x 8	BB, AUTO	MT28LF200	90, 100, 120	120µA	30mA	44	56	2-3
512K x 8	BB, AUTO	MT28LF004	90, 100, 120	120µA	30mA	-	40	2-5
256K x 16/ 512K x 8	BB, AUTO	MT28LF400	90, 100, 120	120µA	30mA	44	56	2-7
1 Meg x 8	SB, AUTO, DPD	MT28LF008	100, 150	120µA	30mA	44	40	2-31

BB = Boot Block, AUTO = Automated W/E Algorithm, SB = Symmetric Block, DPD = Deep Power Down

5/12 VOLT FLASH MEMORY

1

3.3/12 VOLT FLASH MEMORY

2

PACKAGE INFORMATION

3

SALES INFORMATION

4

5/12 VOLT FLASH MEMORY PRODUCT SELECTION GUIDE

Memory Configuration	Features/Options	Part Number	Access Time (ns)	Typical Power Dissipation		Package/Number of Pins		Page
				Standby	Active	SOP	TSOP	
256K x 8	BB, AUTO	MT28F002	60, 80, 100	100 μ A	60mA	-	40	1-1
128K x 16/ 256K x 8	BB, AUTO	MT28F200	60, 80, 100	100 μ A	60mA	44	56	1-25
512K x 8	BB, AUTO	MT28F004	60, 80, 100	100 μ A	60mA	-	40	1-49
256K x 16/ 512K x 8	BB, AUTO	MT28F400	60, 80, 100	100 μ A	60mA	44	56	1-73
1 Meg x 8	SB, AUTO, DPD	MT28F008	80, 90, 100	100 μ A	50mA	44	40	1-97

BB = Boot Block, AUTO = Automated W/E Algorithm, SB = Symmetric Block, DPD = Deep Power Down

FLASH MEMORY

256K x 8

5V/12V, BOOT BLOCK


FEATURES

- Five erase blocks:
 - 16KB boot block (protected)
 - Two 8KB parameter blocks
 - One 96KB memory block
 - One 128KB memory block
- Low power: 100µA standby; 60mA active, MAX
- 5V±10% read; 12V±5% write/erase
- Address access times: 60ns, 80ns, 100ns
- Industry-standard pinouts
- Inputs and outputs are fully TTL-compatible
- Three-state outputs
- Automated write and erase algorithm

OPTIONS

- Timing
 - 60ns access - 6
 - 80ns access - 8
 - 100ns access -10
- Boot-Block Starting Address
 - Top (3FFFFH) T
 - Bottom (00000H) B
- Package
 - Plastic TSOP Type 1 (10 x 20mm) VG
- Part Number Example: MT28F002VG-8T

MARKING



GENERAL DESCRIPTION


The MT28F002 is a nonvolatile, electrically block-erasable (FLASH), programmable read-only memory containing 2,097,152 bits organized as 262,144 by 8 bits. It is fabricated with Micron's advanced CMOS floating-gate process.

The MT28F002 is organized into five separately erasable blocks. To ensure that critical firmware is protected from accidental erasure or overwrite, the MT28F002 features a hardware-protected boot-block. Writing or erasing the boot block requires a super-voltage on the \overline{RST} pin in addition to

executing the normal write or block erase sequences. This block may be used to store code implemented in low-level system recovery. The remaining blocks vary in density, and are written-to and erased with no additional super-voltage required.

To read the array, the byte address is issued with \overline{CE} and \overline{OE} LOW and \overline{WE} HIGH. Valid data is output until the next address is issued or until \overline{CE} or \overline{OE} go HIGH.

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTIONS

TSOP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
9	\overline{WE}	Input	Write Enable: Determines if a given cycle is a write cycle. If $\overline{WE} = \text{LOW}$ when $V_{PP} < V_{PPH}$, the cycle is a write (command input) to the Command Execution Logic (CEL). If $\overline{WE} = \text{LOW}$ when $V_{PP} = V_{PPH}$, the cycle is a WRITE to one of the sectors or an ERASE CONFIRM.
22	\overline{CE}	Input	Chip Enable: Activates the device when LOW. When \overline{CE} is HIGH, the device is disabled and goes into standby power mode.
10	\overline{RST}	Input	Reset: Clears the status register, sets the Internal State Machine (ISM) to the array read mode, and places the device in standby mode when LOW. All inputs, including \overline{CE} , are "don't care," and all outputs are High-Z. Also used to unlock boot block when brought to V_{HH} (boot-block unlock voltage; 12V). Must be held HIGH during all other modes of operation.
24	\overline{OE}	Input	Output Enable: Enables data output buffers.
21, 20, 19, 18, 17, 16, 15, 14, 8, 7, 36, 6, 5, 4, 3, 2, 1, 40	A0-A17	Input	Address Inputs: Selects a unique byte out of the 262,144 available.
25, 26, 27, 28, 32, 33, 34, 35	DQ0-DQ7	Input/ Output	Data I/O: Data output pins during any read operation, or data input pins during a WRITE. Used to input commands to the CEL for a command input.
13, 29, 37, 38	NC	-	No Connect: These pins may be driven or left unconnected.
12	DU	-	Don't Use: This pin must be left unconnected in the system.
11	V_{PP}	Supply	Write/Erase Supply Voltage: During a WRITE or ERASE CONFIRM, $V_{PP} = V_{PPH}$ (12V). $V_{PP} = \text{"don't care"}$ during all other operations.
30, 31	V_{CC}	Supply	Power Supply: +5V \pm 10%
23, 39	V_{SS}	Supply	Ground

TRUTH TABLE ¹

FUNCTION	RST	CE	OE	WE	A0	A9	VPP	DQ0-DQ7
Standby	H	H	X	X	X	X	X	High-Z
RESET	L	X	X	X	X	X	X	High-Z
READING								
Read	H	L	L	H	X	X	X	Data-Out
Output Disable	H	L	H	H	X	X	X	High-Z
WRITE/ERASE ²								
ERASE SETUP	H	L	H	L	X	X	X	20H
ERASE CONFIRM ³	H	L	H	L	X	X	VPPH	D0H
WRITE SETUP	H	L	H	L	X	X	X	10H/40H
WRITE ⁴	H	L	H	L	X	X	VPPH	Data-In
READ ARRAY	H	L	H	L	X	X	X	FFH
WRITE/ERASE (BOOT BLOCK) ^{2, 5}								
ERASE SETUP	H	L	H	L	X	X	X	20H
ERASE CONFIRM ³	VHH	L	H	L	X	X	VPPH	D0H
WRITE SETUP	H	L	H	L	X	X	X	10H/40H
WRITE ⁴	VHH	L	H	L	X	X	VPPH	Data-In
READ ARRAY	H	L	H	L	X	X	X	FFH
DEVICE IDENTIFICATION ^{6, 7}								
Manufacturer (8-bit)	H	L	L	H	L	V _{ID}	X	2CH
Device (top boot)	H	L	L	H	H	V _{ID}	X	B6H
Device (bottom boot)	H	L	L	H	H	V _{ID}	X	B7H

- NOTE:**
1. L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH}.
 2. V_{PPH} = 12V.
 3. Operation must be preceded by ERASE SETUP command.
 4. Operation must be preceded by WRITE SETUP command.
 5. V_{HH} = 12V.
 6. V_{ID} = 12V; may also be read by issuing the IDENTIFY DEVICE command.
 7. A1-A8, A10-A17 = V_{IL}.

FUNCTIONAL DESCRIPTION

The MT28F002 Flash memory incorporates a number of features to make it ideally suited for system firmware.

The memory array is segmented into individual erase blocks. Each block may be erased without affecting data stored in other blocks. These memory blocks are read, written and erased by issuing commands to the Command Execution Logic (CEL). The CEL controls the operation of the Internal State Machine (ISM) that completely controls all write, block erase, and verify operations. This state machine protects each memory location from overerasure and optimizes each memory location for maximum data retention. In addition, the ISM greatly simplifies the control necessary for writing the device in-system or in an external programmer.

The Functional Description provides detailed information on the operation of the MT28F002, and is organized into these sections:

- Overview
- Memory Architecture
- Output (Read) Operations
- Input Operations
- Command Set
- ISM Status Register
- Command Execution
- Error Handling
- Write/Erase Cycle Endurance
- Power Usage
- Powerup

OVERVIEW

FIVE INDEPENDENTLY ERASABLE MEMORY BLOCKS

The MT28F002 is organized into five independently erasable memory blocks that allow portions of the memory to be erased without affecting the rest of the memory data. A special boot block is hardware-protected against inadvertent erasure or writes by a super-voltage pin. The voltage on this pin is required in addition to the 12V on the V_{PP} pin. The remaining blocks require only the 12V V_{PP} to be present in order to be changed.

HARDWARE-PROTECTED BOOT-BLOCK

This block of the memory array can be erased or written only when the $\overline{\text{RST}}$ pin is taken to V_{HH}. Designing a system so that the processor or control logic is unable to apply 12V to this pin will ensure data integrity in this memory block. This provides additional security for the core firmware during in-system firmware updates, should an unintentional power fluctuation or system reset occur. The MT28F002 is available in two versions; the MT28F002T addresses the boot block starting from 3FFFFH, and the MT28F002B addresses the boot block starting from 00000H.

INTERNAL STATE MACHINE (ISM)

Block erase and write timing are simplified by using an ISM to control all erase and write algorithms in the memory array. The ISM ensures protection against overerasure and optimizes write margin to each cell.

During write operations the ISM automatically increments and monitors write attempts, verifies write margin on each memory cell, and updates the ISM status register. When a block erase is performed the ISM automatically overwrites the entire addressed block (eliminates overerasure), increments and monitors erase attempts, and sets bits in the ISM status register.

ISM STATUS REGISTER

The ISM status register allows an external processor to monitor the status of the ISM during write and erase operations. Two bits of the 8-bit status register are set and cleared entirely by the ISM. These bits indicate whether the ISM is busy with an erase or write task, and when an erase has been suspended. Additional error information is set in the other three bits: valid programming voltage, write error, and erase error.

COMMAND EXECUTION LOGIC (CEL)

The CEL receives and interprets commands to the device. These commands control the operation of the ISM and the read path (i.e. memory array, ID register, or status register). Commands may be issued to the CEL while the ISM is active. However, there are restrictions on what commands are allowed in this condition. See the Command Execution section for more detail.

MEMORY ARCHITECTURE

The MT28F002 memory array architecture is designed to allow sections to be erased without disturbing the rest of the array. The array is divided into five addressable "blocks" that are of varying size and independently erasable. By erasing in blocks, rather than the entire array, the total device endurance is enhanced, as is system flexibility. Only the erase function is block oriented. All read and write operations are done on a random byte basis.

The boot block is protected from unintentional erase or write with a hardware protection circuit that requires a super-voltage be applied before erasure is commenced. The boot block is intended for the core firmware required for basic system functionality. The remaining four blocks do not require this super-voltage before being written or erased.

BOOT BLOCK

The hardware-protected boot-block provides extra security for the most sensitive portions of the firmware. This 16KB block may only be erased or written when the \overline{RST} pin is at the specified boot block unlock voltage (V_{HH}) of 12V. When performing erase or write cycles to this block, \overline{RST} must be held at the unlock voltage (V_{HH}) until the erase

or write is completed. As for any erase or write operations, the V_{PP} pin must be at V_{PPH} when writing to the boot block.


The MT28F002 is available in two configurations, top or bottom boot-block. The MT28F002T top boot-block version supports processors of the x86 variety. The MT28F002B bottom boot-block version is intended for 680X0 and RISC applications. Figure 1 illustrates the memory address maps associated with these two versions.

PARAMETER BLOCKS


The two 8KB parameter blocks are used for storage of less sensitive and more frequently changing system parameters and also may include configuration or diagnostic coding. These blocks are enabled for erasure when the V_{PP} pin is at V_{PPH} . No super-voltage unlock is required.

GENERAL MEMORY BLOCKS

The two remaining blocks are general memory blocks and do not require a super-voltage on \overline{RST} to be erased or written. These blocks are intended for code storage, or ROM-resident applications or operating systems that require in-system update capability.



Bottom Boot - MT28F002VG-xxB



Top Boot - MT28F002VG-xxT

Figure 1
MEMORY ADDRESS MAPS

OUTPUT (READ) OPERATIONS

The MT28F002 features three different types of reads. Depending on the current mode of the device, a read operation will produce data from the memory array, status register, or device identification register. In each of these three cases, the \overline{WE} , \overline{CE} , and \overline{OE} inputs are controlled in a similar manner to perform a read. However, several differences exist, and are described in the following section. Moving between modes to perform a specific read will be covered in the Command Execution section.

MEMORY ARRAY

To read the memory array, \overline{WE} must be HIGH, and \overline{OE} and \overline{CE} must be LOW. Valid data will be output on the DQ pins once these conditions have been met and a valid address is given. Valid data will remain on the DQ pins until the address changes, or \overline{OE} or \overline{CE} go HIGH, whichever occurs first. The DQ pins will continue to output new data after each address transition, as long as \overline{OE} and \overline{CE} remain LOW.

After powerup or RESET, the device will automatically be in the array read mode. All commands and their operations are covered in the Command Set and Command Execution sections.

STATUS REGISTER

Performing a read of the status register requires the same input sequencing as when reading the array, except that the address inputs are "don't care." Data from the status register is latched on the falling edge of \overline{OE} or \overline{CE} , whichever occurs last. If the contents of the status register change during a read of the status register, either \overline{OE} or \overline{CE} may be toggled while the other is held LOW to update the output.

Following a write or erase, the device automatically enters the status register read mode. In addition, a read during a write or erase will produce the status register contents on DQ0-DQ7. When in the erase suspend mode, a read operation will produce the status register contents until another command is issued. While in certain other modes, READ STATUS REGISTER may be given to return

to the status register read mode. All commands and their operations are covered in the Command Set and Command Execution sections.

IDENTIFICATION REGISTER

A read of the two 8-bit device identification registers requires the same input sequencing as when reading the array. \overline{WE} must be HIGH, and \overline{OE} and \overline{CE} must be LOW. A0 is used to decode between the two bytes of the device ID register; all other address inputs are "don't care." When A0 is LOW, the manufacturer ID is output, and when A0 is HIGH, the device ID is output.

To get to the identification register read mode, READ IDENTIFICATION may be issued while in certain other modes. In addition, the identification register read mode can be reached by applying a super-voltage (V_{ID}) to the A9 pin. Using this method, the ID register can be read while in any mode. Once A9 is returned to V_{IL} or V_{IH} , the device will return to the previous mode.

INPUT OPERATIONS

The DQ pins are used to either input data to the array or input a command to the CEL. A command input issues an 8-bit command to the CEL. Commands may be issued to control operation of the part. A WRITE is used to input data to the memory array. The following section describes both types of inputs. More information describing how to use the two types of inputs to write the device is provided in the Command Execution section.

COMMANDS

To perform a command input, \overline{OE} must be HIGH, and \overline{CE} and \overline{WE} must be LOW. A0-A17 are not used for command inputs, except during an ERASE CONFIRM (described in a later section). The 8-bit command is input on DQ0-DQ7. The command is latched on the rising edge of \overline{CE} (\overline{CE} controlled) or \overline{WE} (\overline{WE} controlled), whichever occurs first.

MEMORY ARRAY

A write to the memory array sets the desired bits to logic 0's, but cannot change a given bit to a logic 1 from a logic 0. Setting any bits to a logic 1 requires that the entire block be erased. To perform a WRITE, \overline{OE} must be HIGH, \overline{CE} and \overline{WE} must be LOW, and V_{PP} must be set to V_{PPH} . Writing to the boot block also requires that the \overline{RST} pin be at V_{HH} . A0-A17 provide the address to be written, while the data to be written to the array is input on the DQ pins. The data and addresses are latched on the rising edge of \overline{CE} (\overline{CE} -controlled) or \overline{WE} (\overline{WE} -controlled), whichever occurs first. A WRITE must be preceded by WRITE SETUP.

Detail on how to input data to the array will be covered in the Write Sequence section.

COMMAND SET

To simplify writing of the memory blocks, the MT28F002 incorporates an ISM that controls all internal algorithms for the write and erase cycles. An 8-bit command set is used to control the device. Detail on how to sequence commands is provided in the Command Execution section. Table 1 lists the valid commands.

Table 1
COMMAND SET

COMMAND	HEX CODE	DESCRIPTION
RESERVED	00H	This command and all unlisted commands are invalid, and should not be called. These commands are reserved to allow for future feature enhancements.
READ ARRAY	FFH	Must be issued after any other command cycle before the array can be read. It is not necessary to issue this command after powerup or reset.
IDENTIFY DEVICE	90H	Allows the device and manufacturer ID to be read. A0 is used to decode between the manufacturer ID (A0=LOW) and device ID (A0=HIGH).
READ STATUS REGISTER	70H	Allows the status register to be read. Please refer to Table 2 for more information on the status register bits.
CLEAR STATUS REGISTER	50H	Clears status register bits 3 through 5, which cannot be cleared by the ISM.
ERASE SETUP	20H	The first command given in the two cycle erase sequence. The erase will not be completed unless followed by the ERASE CONFIRM command.
ERASE CONFIRM/RESUME	D0H	The second command given in the two cycle erase sequence. Must follow an ERASE SETUP command to be valid. Also used during an ERASE SUSPEND to resume the erase.
WRITE SETUP	40H or 10H	The first command given in the two cycle write sequence. The write data and address are given in the following cycle to complete the write.
ERASE SUSPEND	B0H	Halts the erase and puts device into the erase suspend mode. When in this mode only READ STATUS REGISTER, READ ARRAY and ERASE RESUME commands may be executed.

ISM STATUS REGISTER

The 8-bit ISM status register (see Table 2) is polled to check for write or erase completion or any related errors. During or following a write, erase, or erase suspend, a read operation will output the status register contents on DQ0 - DQ7 without prior command. While reading the status register contents, the outputs will not be updated if there is a change in the ISM status unless \overline{OE} or \overline{CE} is toggled. If the device is not in the write, erase, erase suspend, or status register read mode, READ STATUS REGISTER (70H) can be issued to view the status register contents.

All of the defined bits are set by the ISM, but only the ISM and erase suspend status bits are reset by the ISM.

The erase, write and V_{PP} status bits must be cleared using CLEAR STATUS REGISTER. If the V_{PP} status bit (SR3) is set, the CEL will not allow further write or erase operations until the status register is cleared. This allows the user to choose when to poll and clear the status register. For example, the host system may perform multiple byte write operations before checking the status register, instead of checking after each individual write. Asserting the RST signal or powering down the device are other methods to clear the status register.

Table 2
STATUS REGISTER

STATUS BIT #	STATUS REGISTER BIT	DESCRIPTION
SR7	ISM STATUS 1 = Ready 0 = Busy	The ISMS bit displays the active status of the state machine when performing write or block erase. The controlling logic polls this bit to determine when the erase and write status bits are valid.
SR6	ERASE SUSPEND STATUS 1 = Erase Suspended 0 = Erase in Progress/Completed	Issuing an ERASE SUSPEND places the ISM in the suspend mode and sets this and the ISMS bit to "1." The ESS bit will remain "1" until an ERASE RESUME is issued.
SR5	ERASE STATUS 1 = Block erase error 0 = Successful block erase	ES is set to "1" after the maximum amount of erase cycles are executed by the ISM without a successful verify. ES is only cleared by a CLEAR STATUS REGISTER command or after a RESET.
SR4	WRITE STATUS 1 = Write error 0 = Successful write	WS is set to "1" after the maximum amount of write cycles are executed by the ISM without a successful verify. WS is only cleared by a CLEAR STATUS REGISTER command or after a RESET.
SR3	V_{PP} STATUS 1 = No V_{PP} voltage detected 0 = V_{PP} present	V_{PPS} detects the presence of a V_{PP} voltage. It does not monitor V_{PP} continuously nor does it indicate a valid V_{PP} voltage. The V_{PP} pin is sampled for 12V after WRITE or ERASE CONFIRM is given. Must be cleared by CLEAR STATUS REGISTER or after a RESET.
SR0-2	RESERVED	Reserved for future use.

COMMAND EXECUTION

Commands are issued to bring the device into different operational modes. Each mode has specific operations that can be performed while in that mode. Several modes require a sequence of commands to be written before they are reached. The following section describes the properties of each mode and Table 3 lists all command sequences required to perform the desired operation.

READ ARRAY

The array read mode is the initial state of the device upon powerup, and is also entered after a RESET. If the device is in any other mode, READ ARRAY (FFH) must be given to return to the array read mode. Unlike the WRITE SETUP (40H), READ ARRAY does not need to be given before each individual read access.

IDENTIFY DEVICE

The 8-bit device identification may be read using one of two methods. IDENTIFY DEVICE (90H) may be written to the CEL to enter the identify device mode. While in this mode, any read will produce the device identification when A0 is HIGH and manufacturer identification when

A0 is LOW. The device will remain in this mode until another command is given.

WRITE SEQUENCE

Two consecutive cycles are needed to input data to the array. WRITE SETUP (40H or 10H) is given in the first cycle. The next cycle is the WRITE, during which the write address and data are issued, and V_{PP} brought to V_{PPH}. Writing to the boot block also requires that the \overline{RST} pin be brought to V_{HH} at the same time V_{PP} is brought to V_{PPH}. The ISM will now begin to write the byte. The desired bits within the byte will be set to logic 0. V_{PP} must be held at V_{PPH} until the write is completed (SR7 = 1). When writing to the boot block, \overline{RST} must be held at V_{HH} until the ISM status bit (SR7) is set.

While the ISM executes the write, the ISM status bit (SR7) will be at 0, and the device will not respond to any commands. However, any read operation will produce the status register contents on DQ0-DQ7. When the ISM status bit (SR7) is set, the write has been completed, and the device will go into the status register read mode until another command is given.

Table 3
COMMAND SEQUENCES

COMMANDS	BUS CYCLES REQ'D	1ST CYCLE			2ND CYCLE			NOTES
		OPERATION	ADDRESS	DATA	OPERATION	ADDRESS	DATA	
READ ARRAY	1	Write	X	FFH				1
IDENTIFY DEVICE	3	Write	X	90H	Read	IA	ID	2, 3
READ STATUS REGISTER	2	Write	X	70H	Read	X	SRD	4
CLEAR STATUS REGISTER	1	Write	X	50H				
ERASE SETUP/CONFIRM	2	Write	X	20H	Write	BA	D0H	5
ERASE SUSPEND/RESUME	2	Write	X	B0H	Write	X	D0H	
WRITE SETUP/WRITE	2	Write	X	40H	Write	WA	WD	6
ALTERNATE WRITE	2	Write	X	10H	Write	WA	WD	6

- NOTE:**
1. Must follow WRITE or ERASE CONFIRM commands to the CEL in order to enable flash array read cycles.
 2. IA = Identify address; 00H for manufacturer ID, 01H for device ID.
 3. ID = Identify data.
 4. SRD = Status Register Data.
 5. BA = Block address.
 6. WA = Address to be written, WD = Data to be written to WA.

After the ISM has initiated the write, it cannot be aborted except by a RESET or by powering-down the part. Doing either during a write will corrupt the data being written. If only the WRITE SETUP command has been given, the write may be nullified by performing a null WRITE. To execute a null WRITE, FFH must be written. Once the ISM status bit (SR7) has been set, the device will be in the status register read mode until another command is issued.

ERASE SEQUENCE

Executing an erase sequence will set all bits within a block to logic 1. The command sequence necessary to execute an erase is similar to that of a write. To provide added security against accidental block erasure, two consecutive command cycles are required to initiate an erase of a block. In the first cycle, addresses are "don't care," and ERASE SETUP (20H) is given. In the second cycle, V_{PP} must be brought to V_{PPH}, an address within the block to be erased is issued, and ERASE CONFIRM (D0H) is given. If ERASE CONFIRM is not given, the ISM and erase status bits (SR7 and SR5) will be set, and the device will return to the array read mode.

At this time, the ISM will start the erase of the block. Any read operation will output the status register contents on DQ0-DQ7. V_{PP} must be held at V_{PPH} until the erase is completed (SR7 = 1). Once the erase is completed, the device will be in the status register read mode until another

command is issued. Erasing the boot block also requires that the RST pin be set to V_{HH} at the same time V_{PP} is set to V_{PPH}.

ERASE SUSPENSION

The only command that may be issued while an erase is in progress is ERASE SUSPEND. This command allows other commands to be executed while pausing the erase in progress. Once the device has reached the erase suspend mode, the erase suspend status bit (SR6) will be set. The device may now be given a READ ARRAY, ERASE RESUME, or READ STATUS REGISTER. After the READ ARRAY command has been issued, any location not within the block being erased may be read. If the ERASE RESUME command is issued before SR6 has been set, the device will immediately proceed with the erase in progress. During the suspend mode V_{PP} must be held at V_{PPH}.

ERROR HANDLING

After the ISM status bit (SR7) has been set, the V_{PP} (SR3), write (SR4), and erase (SR5) status bits may be checked. If one or a combination of these three bits has been set, then an error has occurred. The ISM cannot reset these three bits. To clear these bits, the CLEAR STATUS REGISTER command (50H) must be given. If the V_{PP} status bit (SR3) is set, further write or erase operations cannot resume until the status register is cleared. Table 4 lists the combination of errors.

Table 4
STATUS REGISTER ERROR DECODE¹

STATUS BITS			ERROR DESCRIPTION
SR5	SR4	SR3	
0	0	0	No errors
0	0	1	V _{PP} voltage error
0	1	0	Write error
0	1	1	Write error, V _{PP} voltage not valid at time of WRITE
1	0	0	Erase error
1	0	1	Erase error, V _{PP} voltage not valid at time of ERASE CONFIRM
1	1	0	Command sequencing error
1	1	1	Command sequencing error, programming voltage error

NOTE: 1. SR3 - SR5 must be cleared using CLEAR STATUS REGISTER.

WRITE/ERASE CYCLE ENDURANCE

The MT28F002 is designed and fabricated to meet advanced firmware storage requirements. To ensure this level of reliability, V_{PP} must be at $12V \pm 5\%$ during write or erase cycles. Operation outside these limits may reduce the number of erase cycles that can be performed on the device. For further information on write and erase cycle endurance, refer to the Micron *Flash Reliability Monitor*.



POWER USAGE

The MT28F002 offers several power saving features that may be utilized in the array read mode to conserve power. With \overline{CE} LOW, the device will enter idle current mode when not being accessed. In this mode, the maximum I_{cc} current is 3mA. When \overline{CE} is HIGH, the device will enter standby mode. In this mode, maximum I_{cc} current is



100 μ A. If \overline{CE} is brought HIGH during an erase or write, the ISM will continue to operate, and the device will consume the respective active power until the write or erase is completed.

POWERUP

During a powerup, it is not necessary to sequence V_{cc} and V_{PP} . The likelihood of unwanted write or erase operations is minimized, since two consecutive cycles are required to execute either operation. However, \overline{CE} or \overline{WE} may be held HIGH, or \overline{RST} can be held LOW during powerup for additional protection against unwanted write or erase operations. After a powerup or RESET, the status register is reset, and the device will enter the array read mode.


SELF-TIMED WRITE SEQUENCE¹

COMPLETE WRITE STATUS-CHECK SEQUENCE


- NOTE:**
- Sequence may be repeated for multiple writes.
 - Complete status check is not required. However, if SR3 = 1, further writes are inhibited until the status register is cleared.
 - Device will be in status register read mode. To return to the array read mode, the FFH command must be issued.
 - If SR3 is set during a write or erase attempt, CLEAR STATUS REGISTER must be issued before further write or erase operations are allowed by the CEL.
 - Status register bits 3 - 5 must be cleared using CLEAR STATUS REGISTER.

SELF-TIMED BLOCK ERASE SEQUENCE¹

COMPLETE BLOCK ERASE STATUS-CHECK SEQUENCE


- NOTE:**
- Sequence may be repeated to erase multiple blocks.
 - Complete status check is not required. However, if SR3 = 1, further erases are inhibited until the status register is cleared.
 - To return to the array read mode, the FFH command must be issued.
 - Refer to the erase suspend flowchart for more information.
 - If SR3 is set during a write or erase attempt, CLEAR STATUS REGISTER must be issued before further write or erase operations are allowed by the CEL.
 - Status register bits 3 - 5 must be cleared using CLEAR STATUS REGISTER.

ERASE SUSPEND/RESUME SEQUENCE





MT28F002
256K x 8 FLASH MEMORY

NEW
5/12 VOLT FLASH MEMORY

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	-0.5V to +7V
Input Voltage Relative to Vss	-0.5V to +7V**
V _{PP} Voltage Relative to Vss	-0.5V to +12.6V†
RST/ Pin A9 Voltage Relative to Vss	-0.5V to +13.5V** †
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +125°C
Power Dissipation	1W

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Input and I/O pins may transition to -2.0V for < 20ns and V_{CC} +2.0V for < 20ns.

†Voltage may pulse to 14.0V ≤ 20ns.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +0.5	V	1
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-0.5	0.8	V	1
Device Identification Voltage, A9	V _{ID}	11.4	13.0	V	1

DC OPERATING CHARACTERISTICS

(0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OUTPUT VOLTAGE LEVELS	V _{OH}	2.4		V	1
Output High Voltage (I _{OH} = - 2.5 mA)					
Output Low Voltage (I _{OL} = 5.8 mA)	V _{OL}		0.45	V	
INPUT LEAKAGE CURRENT	I _L	-1	1	μA	
Any input (0V ≤ V _{IN} ≤ V _{CC}); all other pins not under test = 0V					
INPUT LEAKAGE CURRENT: A9 INPUT	I _{ID}		500	μA	
(11.4V ≤ A9 ≤ 13.0 = V _{ID})					
OUTPUT LEAKAGE CURRENT	I _{OZ}	-10	10	μA	
(Dout is disabled; 0V ≤ V _{OUT} ≤ V _{CC})					

CAPACITANCE

(T_A = 25°C; V_{CC} = 5V ±10%; f = 1 MHz)

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	C _i	8	pF	
Output Capacitance	C _o	12	pF	

NOTE: 1. All voltages referenced to Vss.

READ AND STANDBY CURRENT DRAIN
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\%)$

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
READ CURRENT: TTL INPUT LEVELS ($\overline{CE} = V_{IL}$; $f = 10\text{ MHz}$; Other inputs = V_{IL} or V_{IH}); $\overline{RST} = V_{IH}$	I _{CC1}	60	mA	2, 3
READ CURRENT: CMOS INPUT LEVELS ($\overline{CE} \leq 0.2\text{V}$; $f = 10\text{ MHz}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC} - 0.2\text{V}$); $\overline{RST} = V_{IH}$	I _{CC2}	55	mA	2, 3
READ CURRENT: V _{PP} SUPPLY ($V_{PP} > V_{CC}$)	I _{PP1}	200	μA	
STANDBY CURRENT: TTL INPUT LEVELS V _{CC} power supply standby current ($\overline{CE} = \overline{RST} = V_{IH}$, or $\overline{RST} = V_{IL}$; other inputs = V_{IL} or V_{IH})	I _{CC3}	1.5	mA	
STANDBY CURRENT: CMOS INPUT LEVELS V _{CC} power supply standby current ($\overline{CE} = \overline{RST} = V_{CC} - 0.2\text{V}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC} - 0.2\text{V}$)	I _{CC4}	100	μA	
STANDBY CURRENT: V _{PP} SUPPLY ($V_{PP} \leq V_{CC}$)	I _{PP2}	± 15	μA	
IDLE CURRENT: TTL INPUT LEVELS ($\overline{CE} = V_{IL}$; $f = 0\text{ Hz}$; Other inputs = V_{IL} or V_{IH} ; $\overline{RST} = V_{IH}$; read array mode)	I _{CC5}	3	mA	
IDLE CURRENT: CMOS INPUT LEVELS ($\overline{CE} \leq 0.2\text{V}$; $f = 0\text{ Hz}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC} - 0.2\text{V}$; $\overline{RST} = V_{IH}$; READ ARRAY)	I _{CC6}	3	mA	

WRITE/ERASE CURRENT DRAIN
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\%)$

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
WRITE CURRENT: V _{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	I _{CC7}	65	mA	
WRITE CURRENT: V _{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	I _{PP3}	40	mA	
ERASE CURRENT: V _{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	I _{CC8}	30	mA	
ERASE CURRENT: V _{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	I _{PP4}	30	mA	
ERASE SUSPEND CURRENT: V _{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$; erase suspended)	I _{CC9}	10	mA	4
ERASE SUSPEND CURRENT: V _{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$; erase suspended)	I _{PP5}	200	μA	

READ TIMING PARAMETERS**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**(0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ±10%)

AC CHARACTERISTICS		-6		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Read cycle time	^t RC	70		80		100		ns	6
Access time from \overline{CE}	^t ACE		70		80		100	ns	5,6
Access time from \overline{OE}	^t AOE		35		40		50	ns	5,6
Access time from address	^t AA		70		80		100	ns	6
\overline{RST} HIGH to output valid delay	^t RWH		300		300		300	ns	6
\overline{OE} or \overline{CE} HIGH to output in High-Z	^t OD		25		30		40	ns	6
Output hold time from \overline{OE} , \overline{CE} or address change	^t OH	0		0		0		ns	6

READ TIMING PARAMETERS**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**(0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ±5%)

AC CHARACTERISTICS		-6			
PARAMETER	SYM	MIN	MAX	UNITS	NOTES
Read cycle time	^t RC	60		ns	7
Access time from \overline{CE}	^t ACE		60	ns	5,7
Access time from \overline{OE}	^t AOE		30	ns	5,7
Access time from address	^t AA		60	ns	7
\overline{RST} HIGH to output valid delay	^t RWH		300	ns	7
\overline{OE} or \overline{CE} HIGH to output in High-Z	^t OD		20	ns	7
Output hold time from \overline{OE} , \overline{CE} or address change	^t OH	0		ns	7

AC TEST CONDITION-1


Input pulse levels	0.4 to 2.4V
Input rise and fall times	<10ns
Input timing reference level	0.8 V and 2.0 V
Output timing reference level	0.8 V and 2.0 V
Output load	1 TTL gate and C _L = 100 pF

AC TEST CONDITION-2

Input pulse levels	0.0 to 3.0V
Input rise and fall times	<10ns
Input timing reference level	1.5 V
Output timing reference level	1.5 V
Output load	1 TTL gate and C _L = 30 pF

- NOTE:**
1. All voltages referenced to V_{SS}.
 2. I_{CC} is dependent on cycle rates.
 3. I_{CC} is dependent on output loading. Specified values are obtained with minimum cycle time and the outputs open.
 4. Parameter is specified when device is not accessed. Actual current draw will be I_{CC9} plus read current if a read is executed while in erase suspend mode.
 5. \overline{OE} may be delayed by ^tACE minus ^tAOE after \overline{CE} falls before ^tACE is affected.
 6. Measurements tested under AC Test Condition-1.
 7. Measurements tested under AC Test Condition-2.

READ CYCLE



RECOMMENDED DC WRITE/ERASE CONDITIONS $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C})$

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
V _{PP} voltage during normal operation	V _{PPL}	0.0	6.5	V	
V _{PP} voltage during erase/write operation	V _{PPH}	11.4	12.6	V	
Boot block unlock voltage	V _{HH}	11.4	13.0	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +5	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-0.5	0.8	V	
INPUT LEAKAGE CURRENT: $\overline{\text{RST}}$ INPUT ($11.4 \leq \overline{\text{RST}} \leq 13.0\text{V} = V_{\text{HH}}$)	I _{HH}		500	μA	

SPEED-DEPENDENT WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{\text{CC}} = 5\text{V} \pm 10\%)$

AC CHARACTERISTICS		-6		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WRITE cycle time	t _{WC}	70		80		100		ns	1
WE HIGH pulse width	t _{WPH}	20		20		30		ns	1
CE HIGH pulse width	t _{CPH}	20		20		30		ns	1

SPEED-DEPENDENT WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{\text{CC}} = 5\text{V} \pm 5\%)$

AC CHARACTERISTICS		-6			
PARAMETER	SYM	MIN	MAX	UNITS	NOTES
WRITE cycle time	t _{WC}	60		ns	2
WE HIGH pulse width	t _{WPH}	10		ns	2
CE HIGH pulse width	t _{CPH}	10		ns	2

- NOTE:**
1. Measurements tested under AC Test Condition-1.
 2. Measurements tested under AC Test Condition-2.

WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: \overline{WE} CONTROLLED WRITES

(0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ±10% or ±5%)

AC CHARACTERISTICS		-6, -8, -10		UNITS	NOTES
PARAMETER	SYM	MIN	MAX		
Address setup time to \overline{WE} HIGH	^t AS	50		ns	
Address hold time from \overline{WE} HIGH	^t AH	10		ns	
Data setup time to \overline{WE} HIGH	^t DS	50		ns	
Data hold time from \overline{WE} HIGH	^t DH	0		ns	
\overline{CE} setup time to \overline{WE} LOW	^t CS	0		ns	
\overline{CE} hold time from \overline{WE} HIGH	^t CH	10		ns	
V _{PP} setup time to \overline{WE} HIGH	^t VPS	100		ns	1
\overline{WE} pulse width	^t WP	50		ns	
RST HIGH to \overline{WE} LOW delay	^t RS	220		ns	
RST V _{HH} setup time to \overline{WE} HIGH	^t RHS	100		ns	2
Write duration	^t WED1	6		μs	1
Boot-block erase duration	^t WED2	300		ms	1
Parameter block erase duration	^t WED3	300		ms	1
Main block erase duration	^t WED4	600		ms	1
V _{PP} hold time from Status Data valid	^t VPH	0		ns	1
RST at V _{HH} hold time from Status Data valid	^t RHH	0		ns	2
Boot block relock delay time	^t REL		100	ns	3

WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: \overline{CE} CONTROLLED WRITES

(0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ±10% or ±5%)

AC CHARACTERISTICS		-6, -8, -10		UNITS	NOTES
PARAMETER	SYM	MIN	MAX		
Address setup time to \overline{CE} HIGH	^t AS	50		ns	
Address hold time from \overline{CE} HIGH	^t AH	10		ns	
Data setup time to \overline{CE} HIGH	^t DS	50		ns	
Data hold time from \overline{CE} HIGH	^t DH	0		ns	
\overline{WE} setup time to \overline{CE} LOW	^t WS	0		ns	
\overline{WE} hold time from \overline{CE} HIGH	^t WH	10		ns	
V _{PP} setup time to \overline{WE} HIGH	^t VPS	100		ns	1
\overline{CE} pulse width	^t CP	50		ns	
RST HIGH to \overline{CE} LOW delay	^t RS	220		ns	
RST V _{HH} setup time to \overline{CE} HIGH	^t RHS	100		ns	2
Write duration	^t WED1	6		μs	1
Boot-block erase duration	^t WED2	300		ms	1, 2
Parameter block erase duration	^t WED3	300		ms	1
Main block erase duration	^t WED4	600		ms	1
V _{PP} hold time from Status Data valid	^t VPH	0		ns	1
RST at V _{HH} hold time from Status Data valid	^t RHH	0		ns	2
Boot block relock delay time	^t REL		100	ns	2


- NOTE:**
1. Write/erase times are measured to valid status register data (SR7=1).
 2. RST should be held at V_{HH} until boot-block write or erase is complete.
 3. ^tREL is required to relock boot block after write or erase to boot block.

WRITE AND ERASE DURATION CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Boot/parameter block erase time		1.0	7.0	s	1
Main block erase time		2.5	14.0	s	1
Main block write time		1.0	4.0	s	1, 2



NOTE: 1. Typical values measured at $T_A = +25^\circ\text{C}$.
 2. Assumes no system overhead.

ERASE/WRITE CYCLE
 \overline{WE} -CONTROLLED WRITE/ERASE



DON'T CARE

ERASE/WRITE CYCLE
 \overline{CE} -CONTROLLED WRITE/ERASE



DON'T CARE

FLASH MEMORY

128K x 16, 256K x 8

5V/12V, BOOT BLOCK

FEATURES

- Five erase blocks:
 - 16KB/8K-word boot block (protected)
 - Two 8KB/4K-word parameter blocks
 - One 96KB/48K-word memory block
 - One 128KB/64K-word memory block
- Low power: 100µA standby; 60mA active, MAX
- 5V±10% read; 12V±5% write/erase
- Address access times: 60ns, 80ns, 100ns
- Selectable organizations: 131,072 x 16 or 262,144 x 8
- Industry-standard pinouts
- Inputs and outputs are fully TTL-compatible
- Three-state outputs
- Automated write and erase algorithm
- Byte- or word-wide write
- TSOP packaging option

OPTIONS

- Timing
 - 60ns access - 6
 - 80ns access - 8
 - 100ns access -10
- Boot-Block Starting Address
 - Top (1FFFFH) T
 - Bottom (00000H) B
- Packages
 - Plastic SOP (600 mil) SG
 - Plastic TSOP Type 1 (14 x 20mm) VG
- Part Number Example: MT28F200SG-8T

MARKING


GENERAL DESCRIPTION

The MT28F200 is a nonvolatile, electrically block-erasable (FLASH), programmable read-only memory containing 2,097,152 bits organized as 131,072 words by 16 bits or 262,144 words by 8 bits. It is fabricated with Micron's advanced CMOS floating-gate process.


The MT28F200 is organized into five separately erasable blocks. To ensure that critical firmware is protected from accidental erasure or overwrite, the MT28F200 features a hardware-protected boot-block. Writing or erasing the boot block requires a super-voltage on the RST pin in addition to executing the normal write or erase sequences. This block may be used to store code implemented in low-level system recovery. The remaining blocks vary in density, and are written-to and erased with no additional super-voltage required.

PIN ASSIGNMENT (Top View)

44-Pin SOP (FA-1)




56-Pin TSOP Type I (FB-2)



The byte or word address is issued to read the memory array with \overline{CE} and \overline{OE} LOW and \overline{WE} HIGH. Valid data is output until the next address is issued. The \overline{BYTE} pin is used to switch the data path between 8 bits wide and 16 bits wide. When \overline{BYTE} is LOW, the dual-use pin $DQ15/A-1$ becomes the lowest order address bit (A-1). When \overline{BYTE} is HIGH, the $DQ15/A-1$ pin becomes the most significant data bit ($DQ15$).

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTIONS

SOP PIN NUMBERS	TSOP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
43	13	\overline{WE}	Input	Write Enable: Determines if a given cycle is a write cycle. If $\overline{WE} = \text{LOW}$ when $V_{PP} < V_{PPH}$, the cycle is a write (command input) to the Command Execution Logic (CEL). If $\overline{WE} = \text{LOW}$ when $V_{PP} = V_{PPH}$, the cycle is a WRITE to one of the sectors or an ERASE CONFIRM.
12	32	\overline{CE}	Input	Chip Enable: Activates the device when LOW. When \overline{CE} is HIGH, the device is disabled and goes into standby power mode.
44	14	\overline{RST}	Input	Reset: Clears the status register, sets the Internal State Machine (ISM) to the array read mode, and places the device in standby mode when LOW. All inputs, including \overline{CE} , are "don't care," and all outputs are High-Z. Also used to unlock boot block when brought to V_{HH} (boot-block unlock voltage; 12V). Must be held HIGH during all other modes of operation.
14	34	\overline{OE}	Input	Output Enable: Enables data output buffers.
33	54	\overline{BYTE}	Input	Byte Enable: If $\overline{BYTE} = \text{HIGH}$ the upper byte is active through DQ8-DQ15. If $\overline{BYTE} = \text{LOW}$, DQ8-DQ14 are High-Z, and all data is accessed through DQ0-DQ7. DQ15/A-1 becomes the least significant address input.
11, 10, 9, 8, 7, 6, 5, 4, 42, 41, 40, 39, 38, 37, 36, 35, 34	31, 27, 26, 25, 24, 23, 22, 21, 10, 9, 8, 7, 6, 5, 4, 3, 55	A0-A16	Input	Address Inputs: Selects a unique, 16-bit word out of the 131,072 available. The DQ15/A-1 input becomes the lowest order address when $\overline{BYTE} = \text{LOW}$ to allow for selection of an 8-bit byte from 262,144 available.
31	52	DQ15/A-1	Input/ Output	Data I/O: MSB of data when $\overline{BYTE} = \text{HIGH}$. Address Input: LSB of address input when $\overline{BYTE} = \text{LOW}$ during read or write operation. Not used during erase or read device ID.
15, 17, 19, 21, 24, 26, 28, 30	35, 37, 39, 41, 45, 47, 49, 51	DQ0-DQ7	Input/ Output	Data I/O: Data output pins during any read operation, or data input pins during a WRITE. Used to input commands to the CEL or a command input.
16, 18, 20, 22, 25, 27, 29	36, 38, 40, 42, 46, 48, 50	DQ8-DQ14	Input/ Output	Data I/O: Data output pins during any read operation or data input pins during a WRITE when $\overline{BYTE} = \text{HIGH}$. High-Z when \overline{BYTE} is LOW.
3	1, 2, 11, 12, 15, 16, 19, 20, 28, 29, 30, 56	NC	-	No Connect: These pins may be driven or left unconnected.
2	18	DU	-	Don't Use: This pin must be left unconnected in the system.
1	17	V_{PP}	Supply	Write/Erase Supply Voltage: During a WRITE or ERASE CONFIRM, $V_{PP} = V_{PPH}$ (12V). $V_{PP} = \text{"don't care"}$ during all other operations.
23	43, 44	V_{CC}	Supply	Power Supply: +5V \pm 10%
13, 32	33, 53	V_{SS}	Supply	Ground

TRUTH TABLE 1

FUNCTION	RST	CE	OE	WE	BYTE	A0	A9	VPP	DQ0-DQ7	DQ8-DQ14	DQ15/A-1
Standby	H	H	X	X	X	X	X	X	High-Z	High-Z	High-Z
RESET	L	X	X	X	X	X	X	X	High-Z	High-Z	High-Z
READING											
16-bit Read	H	L	L	H	H	X	X	X	Data-Out	Data-Out	Data-Out
8-bit Read	H	L	L	H	L	X	X	X	Data-Out	High-Z	A-1
Output Disable	H	L	H	H	X	X	X	X	High-Z	High-Z	High-Z
WRITE/ERASE 2, 3											
ERASE SETUP	H	L	H	L	X	X	X	X	20H	X	X
ERASE CONFIRM 4	H	L	H	L	X	X	X	VPPH	D0H	X	X
WRITE SETUP	H	L	H	L	X	X	X	X	10H/40H	X	X
16-bit WRITE 5	H	L	H	L	H	X	X	VPPH	Data-In	Data-In	Data-In
8-bit WRITE 5	H	L	H	L	L	X	X	VPPH	Data-In	High-Z	A-1
READ ARRAY	H	L	H	L	X	X	X	X	FFH	X	X
WRITE/ERASE (BOOT BLOCK) 2, 3, 6											
ERASE SETUP	H	L	H	L	X	X	X	X	20H	X	X
ERASE CONFIRM 4	VHH	L	H	L	X	X	X	VPPH	D0H	X	X
WRITE SETUP	H	L	H	L	X	X	X	X	10H/40H	X	X
16-bit WRITE 5	VHH	L	H	L	H	X	X	VPPH	Data-In	Data-In	Data-In
8-bit WRITE 5	VHH	L	H	L	L	X	X	VPPH	Data-In	High-Z	A-1
READ ARRAY	H	L	H	L	X	X	X	X	FFH	X	X
DEVICE IDENTIFICATION 7, 8											
Manufacturer (16-bit) 2	H	L	L	H	H	L	V _{ID}	X	2CH	00H	-
Manufacturer (8-bit)	H	L	L	H	L	L	V _{ID}	X	2CH	High-Z	X
Device (16-bit, top boot) 2	H	L	L	H	H	H	V _{ID}	X	B4H	22H	-
Device (8-bit, top boot)	H	L	L	H	L	H	V _{ID}	X	B4H	High-Z	X
Device (16-bit, bottom boot) 2	H	L	L	H	H	H	V _{ID}	X	B5H	22H	-
Device (8-bit, bottom boot)	H	L	L	H	L	H	V _{ID}	X	B5H	High-Z	X

NOTE: 1. L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH}.

2. Value reflects DQ8-DQ15.

3. V_{PPH} = 12V.

4. Operation must be preceded by ERASE SETUP command.

5. Operation must be preceded by WRITE SETUP command.

6. V_{HH} = 12V.

7. V_{ID} = 12V; may also be read by issuing the IDENTIFY DEVICE command.

8. A1-A8, A10-A16 = V_{IL}.

FUNCTIONAL DESCRIPTION

The MT28F200 Flash memory incorporates a number of features to make it ideally suited for system firmware.

The memory array is segmented into individual erase blocks. Each block may be erased without affecting data stored in other blocks. These memory blocks are read, written and erased by issuing commands to the Command Execution Logic (CEL). The CEL controls the operation of the Internal State Machine (ISM) that completely controls all write, block erase, and verify operations. This state machine protects each memory location from over-erasure and optimizes each memory location for maximum data retention. In addition, the ISM greatly simplifies the control necessary for writing the device in-system or in an external programmer.

The Functional Description provides detailed information on the operation of the MT28F200, and is organized into these sections:

- Overview
- Memory Architecture
- Output (Read) Operations
- Input Operations
- Command Set
- ISM Status Register
- Command Execution
- Error Handling
- Write/Erase Cycle Endurance
- Power Usage
- Powerup

OVERVIEW

FIVE INDEPENDENTLY ERASABLE MEMORY BLOCKS

The MT28F200 is organized into five independently erasable memory blocks that allow portions of the memory to be erased without affecting the rest of the memory data. A special boot block is hardware-protected against inadvertent erasure or writes by a super-voltage pin. The voltage on this pin is required in addition to the 12V on the VPP pin. The remaining blocks require only the 12V VPP to be present in order to be changed.

HARDWARE-PROTECTED BOOT-BLOCK

This block of the memory array can be erased or written only when the RST pin is taken to VHH. Designing a system so that the processor or control logic is unable to apply 12V to this pin will ensure data integrity in this memory block. This provides additional security for the core firmware

during in-system firmware updates, should an unintentional power fluctuation or system reset occur. The MT28F200 is available in two versions; the MT28F200T addresses the boot block starting from 1FFFFH, and the MT28F200B addresses the boot block starting from 00000H.

CONFIGURABLE BUS SIZE

The MT28F200T/B allows dynamic selection of an 8-bit (256K x 8) or 16-bit (128K x 16) data bus for reading and writing the memory. The $\overline{\text{BYTE}}$ pin is used to select the bus width. When in the x16 configuration, control data is read or written only on the lower 8 bits (DQ0-DQ7).

Data written to the memory array utilize all active data pins for the selected configuration. When the x8 configuration is selected, data is written in byte form; when in the x16 configuration, data is written in the word form.

INTERNAL STATE MACHINE (ISM)

Block erase and byte/word write timing are simplified by using an ISM to control all erase and write algorithms in the memory array. The ISM ensures protection against overerasure and optimizes write margin to each cell.

During write operations the ISM automatically increments and monitors write attempts, verifies write margin on each memory cell, and updates the ISM status register. When block erase is performed the ISM automatically overwrites the entire addressed block (eliminates over erasure), increments and monitors erase attempts, and sets bits in the ISM status register.

ISM STATUS REGISTER

The ISM status register allows an external processor to monitor the status of the ISM during write and erase operations. Two bits of the 8-bit status register are set and cleared entirely by the ISM. These bits indicate whether the ISM is busy with an erase or write task, and when an erase has been suspended. Additional error information is set in the other three bits: valid programming voltage, write error, and erase error.

COMMAND EXECUTION LOGIC (CEL)

The CEL receives and interprets commands to the device. These commands control the operation of the ISM and the read path (i.e. memory array, ID register, or status register). Commands may be issued to the CEL while the ISM is active. However, there are restrictions on what commands are allowed in this condition. See the Command Execution section for more detail.

MEMORY ARCHITECTURE

The MT28F200 memory array architecture is designed to allow sections to be erased without disturbing the rest of the array. The array is divided into five addressable "blocks" that are of varying size and independently erasable. By erasing in blocks, rather than the entire array, the total device endurance is enhanced, as is system flexibility. Only the erase function is block oriented. All read and write operations are done on a random word- or byte-basis.

The boot block is protected from unintentional erase or write with a hardware protection circuit that requires a super-voltage be applied before erasure is commenced. The boot block is intended for the core firmware required for basic system functionality. The remaining four blocks do not require this super-voltage before being written or erased.

BOOT BLOCK

The hardware-protected boot-block provides extra security for the most sensitive portions of the firmware. This 16KB block may only be erased or written when the \overline{RST} pin is at the specified boot block unlock voltage (V_{HH}) of 12V. When performing erase or write cycles to this block, \overline{RST} must be held at the unlock voltage (V_{HH}) until the erase

or write is completed. As for any erase or write operations, the V_{PP} pin must be at V_{PPH} when writing to the boot block.


The MT28F200 is available in two configurations, top or bottom boot-block. The MT28F200T top boot-block version supports processors of the x86 variety. The MT28F200B bottom boot-block version is intended for 680X0 and RISC applications. Figure 1 illustrates the memory address maps associated with these two versions.

PARAMETER BLOCKS


The two 8KB parameter blocks are used for storage of less sensitive and more frequently changing system parameters and also may include configuration or diagnostic coding. These blocks are enabled for erasure when the V_{PP} pin is at V_{PPH} . No super-voltage unlock is required.

GENERAL MEMORY BLOCKS

The two remaining blocks are general memory blocks and do not require a super-voltage on \overline{RST} to be erased or written. These blocks are intended for code storage, or ROM-resident applications or operating systems that require in-system update capability.



Bottom Boot - MT28F200xx-xxB



Top Boot - MT28F200xx-xxT

Figure 1
MEMORY ADDRESS MAPS

OUTPUT (READ) OPERATIONS

The MT28F200 features three different types of reads. Depending on the current mode of the device, a read operation will produce data from the memory array, status register, or device identification register. In each of these three cases, the \overline{WE} , \overline{CE} , and \overline{OE} inputs are controlled in a similar manner to perform a read. However, several differences exist, and are described in the following section. Moving between modes to perform a specific read will be covered in the Command Execution section.

MEMORY ARRAY

To read the memory array, \overline{WE} must be HIGH, and \overline{OE} and \overline{CE} must be LOW. Valid data will be output on the DQ pins once these conditions have been met and a valid address is given. Valid data will remain on the DQ pins until the address changes, or \overline{OE} or \overline{CE} go HIGH, whichever occurs first. The DQ pins will continue to output new data after each address transition, as long as \overline{OE} and \overline{CE} remain LOW.

The MT28F200 features dynamically sizable bus widths. When configured as 128K x 16 (\overline{BYTE} is HIGH), data will be output on DQ0-DQ15. To configure the memory array as a 256K x 8, \overline{BYTE} must be LOW. DQ8 - DQ14 are now "High-Z," and all data is output on DQ0-DQ7. The DQ15/A-1 pin now becomes the lowest order address input, so that 262,144 locations can be read.

After powerup or RESET, the device will automatically be in the array read mode. All commands and their operations are covered in the Command Set and Command Execution sections.

STATUS REGISTER

Performing a read of the status register requires the same input sequencing as when reading the array, except that the address inputs are "don't care." The status register contents are always output on DQ0-DQ7, regardless of the condition of \overline{BYTE} . DQ8-DQ15 are LOW when \overline{BYTE} is HIGH, and DQ8-DQ14 are High-Z when \overline{BYTE} is LOW. Data from the status register is latched on the falling edge of \overline{OE} or \overline{CE} , whichever occurs last. If the contents of the status register change during a read of the status register, either \overline{OE} or \overline{CE} may be toggled while the other is held LOW to update the output.

Following a write or erase, the device automatically enters the status register read mode. In addition, a read during a write or erase will produce the status register contents on DQ0-DQ7. When in the erase suspend mode, a read operation will produce the status register contents until another command is issued. While in certain other modes, the READ STATUS REGISTER command may be given to return to the status register read mode. All com-

mands and their operations are covered in the Command Set and Command Execution sections.

IDENTIFICATION REGISTER

A read of the two 8-bit device identification registers requires the same input sequencing as when reading the array. \overline{WE} must be HIGH, and \overline{OE} and \overline{CE} must be LOW. However, ID register data is output only on DQ0-DQ7, regardless of the condition of \overline{BYTE} . A0 is used to decode between the two bytes of the device ID register; all other address inputs are "don't care." When A0 is LOW, the manufacturer ID is output, and when A0 is HIGH, the device ID is output. DQ8-DQ15 are "High-Z" when \overline{BYTE} is LOW. When \overline{BYTE} is HIGH, DQ8-DQ15 is 00H when the manufacturer ID is read, and 22H when the device ID is read.

To get to the identification register read mode, READ IDENTIFICATION command may be issued while in certain other modes. In addition, the identification register read mode can be reached by applying a super-voltage (V_{ID}) to the A9 pin. Using this method, the ID register can be read while in any mode. Once A9 is returned to V_{IL} or V_{IH} , the device will return to the previous mode.

INPUT OPERATIONS

The DQ pins are used to either input data to the array or input a command to the CEL. A command input issues an 8-bit command to the CEL. Commands may be issued to control operation of the part. A WRITE is used to input data to the memory array. The following section describes both types of inputs. More information describing how to use the two types of inputs to write the device is provided in the Command Execution section.

COMMANDS

To perform a command input, \overline{OE} must be HIGH, and \overline{CE} and \overline{WE} must be LOW. A0-A16 are not used for command inputs, except during an ERASE CONFIRM (described in a later section). The 8-bit command is input on DQ0-DQ7, while DQ8-DQ15 are "don't care." The command is latched on the rising edge of \overline{CE} (\overline{CE} controlled) or \overline{WE} (\overline{WE} controlled), whichever occurs first. The condition of \overline{BYTE} has no effect on a command input.

MEMORY ARRAY

A write to the memory array sets the desired bits to logic 0's, but cannot change a given bit to a logic 1 from a logic 0. Setting any bits to a logic 1 requires that the entire block be erased. To perform a WRITE, \overline{OE} must be HIGH, \overline{CE} and \overline{WE} must be LOW, and V_{PP} must be set to V_{PPH} . Writing to

the boot block also requires that the \overline{RST} pin be at V_{HH} . A0-A16 provide the address to be written, while the data to be written to the array is input on the DQ pins. The data and addresses are latched on the rising edge of \overline{CE} (\overline{CE} -controlled) or \overline{WE} (\overline{WE} -controlled), whichever occurs first. A WRITE must be preceded by a WRITE SETUP command. Detail on how to input data to the array will be covered in the Write Sequence section.

Dynamic bus sizing applies to writes as it does for reads. When BYTE is LOW (BYTE mode), data is input on DQ0-DQ7, DQ8-DQ14 are "High-Z," and DQ15 becomes the

lowest order address input. To WRITE in x16 (WORD) mode, \overline{BYTE} is HIGH, and data is input on DQ0-DQ15.

COMMAND SET

To simplify writing of the memory blocks, the MT28F200 incorporates an ISM that controls all internal algorithms for the write and erase cycles. An 8-bit command set is used to control the device. Detail on how to sequence commands is provided in the Command Execution section. Table 1 lists the valid commands.

Table 1
COMMAND SET

COMMAND	HEX CODE	DESCRIPTION
RESERVED	00H	This command and all unlisted commands are invalid, and should not be called. These commands are reserved to allow for future feature enhancements.
READ ARRAY	FFH	Must be issued after any other command cycle before the array can be read. It is not necessary to issue this command after powerup or reset.
IDENTIFY DEVICE	90H	Allows the device and manufacturer ID to be read. A0 is used to decode between the manufacturer ID (A0=LOW) and device ID (A0=HIGH).
READ STATUS REGISTER	70H	Allows the status register to be read. Please refer to Table 2 for more information on the status register bits.
CLEAR STATUS REGISTER	50H	Clears status register bits 3 through 5, which cannot be cleared by the ISM.
ERASE SETUP	20H	The first command given in the two cycle erase sequence. The erase will not be completed unless followed by ERASE CONFIRM.
ERASE CONFIRM/RESUME	D0H	The second command given in the two cycle erase sequence. Must follow an ERASE SETUP command to be valid. Also used during an ERASE SUSPEND to resume the erase.
WRITE SETUP	40H or 10H	The first command given in the two cycle write sequence. The write data and address are given in the following cycle to complete the write.
ERASE SUSPEND	B0H	Halts the erase and puts device into the erase suspend mode. When in this mode only READ STATUS REGISTER, READ ARRAY, and ERASE RESUME commands may be executed.

ISM STATUS REGISTER

The 8-bit ISM status register (see Table 2) is polled to check for write or erase completion or any related errors. During or following a write, erase, or erase suspend, a read operation will output the status register contents on DQ0-DQ7 without prior command. While reading the status register contents, the outputs will not be updated if there is a change in the ISM status unless \overline{OE} or \overline{CE} is toggled. If the device is not in the write, erase, erase suspend, or status register read mode, READ STATUS REGISTER (70H) can be issued to view the status register contents.

All of the defined bits are set by the ISM, but only the ISM and erase suspend status bits are reset by the ISM. The

erase, write, and V_{PP} status bits must be cleared using CLEAR STATUS REGISTER. If the V_{PP} status bit (SR3) is set, the CEL will not allow further write or erase operations until the status register is cleared. This allows the user to choose when to poll and clear the status register. For example, the host system may perform multiple byte write operations before checking the status register, instead of checking after each individual write. Asserting the \overline{RST} signal or powering down the device are other methods to clear the status register.

Table 2
STATUS REGISTER

STATUS BIT #	STATUS REGISTER BIT	DESCRIPTION
SR7	ISM STATUS 1 = Ready 0 = Busy	The ISMS bit displays the active status of the state machine when performing write or block erase. The controlling logic polls this bit to determine when the erase and write status bits are valid.
SR6	ERASE SUSPEND STATUS 1 = Erase Suspended 0 = Erase in Progress/Completed	Issuing an ERASE SUSPEND places the ISM in the suspend mode and sets this and the ISMS bit to "1." The ESS bit will remain "1" until an ERASE RESUME is issued.
SR5	ERASE STATUS 1 = Block erase error 0 = Successful block erase	ES is set to "1" after the maximum amount of erase cycles are executed by the ISM without a successful verify. ES is only cleared by a CLEAR STATUS REGISTER command or after a RESET.
SR4	WRITE STATUS 1 = Write (word/byte) error 0 = Successful word/byte write	WS is set to "1" after the maximum amount of write cycles are executed by the ISM without a successful verify. WS is only cleared by a CLEAR STATUS REGISTER command or after a RESET.
SR3	V_{PP} STATUS 1 = No V_{PP} voltage detected 0 = V_{PP} present	V_{PPS} detects the presence of a V_{PP} voltage. It does not monitor V_{PP} continuously nor does it indicate a valid V_{PP} voltage. The V_{PP} pin is sampled for 12V after WRITE or ERASE CONFIRM is given. Must be cleared by CLEAR STATUS REGISTER or after a RESET.
SR0-2	RESERVED	Reserved for future use.

COMMAND EXECUTION

Commands are issued to bring the device into different operational modes. Each mode has specific operations that can be performed while in that mode. Several modes require a sequence of commands to be written before they are reached. The following section describes the properties of each mode and Table 3 lists all command sequences required to perform the desired operation.

READ ARRAY

The array read mode is the initial state of the device upon powerup, and is also entered after a RESET. If the device is in any other mode, READ ARRAY (FFH) must be given to return to the array read mode. Unlike the WRITE SETUP command (40H), READ ARRAY does not need to be given before each individual read access.

IDENTIFY DEVICE

The 8-bit device identification may be read using one of two methods. IDENTIFY DEVICE (90H) may be written to the CEL to enter the identify device mode. While in this mode, any read will produce the device identification when A0 is HIGH and manufacturer identification when

A0 is LOW. The device will remain in this mode until another command is given.

WRITE SEQUENCE

Two consecutive cycles are needed to input data to the array. WRITE SETUP (40H or 10H) is given in the first cycle. The next cycle is the WRITE, during which the write address and data are issued, and V_{PP} brought to V_{PPH}. Writing to the boot block also requires that the $\overline{\text{RST}}$ pin be brought to V_{HH} at the same time V_{PP} is brought to V_{PPH}. The ISM will now begin to write the word or byte. The desired bits within the word will be set to logic 0. V_{PP} must be held at V_{PPH} until the write is completed (SR7 = 1). When writing to the boot block, $\overline{\text{RST}}$ must be held at V_{HH} until the ISM status bit (SR7) is set.

While the ISM executes the write, the ISM status bit (SR7) will be at 0, and the device will not respond to any commands. However, any read operation will produce the status register contents on DQ0-DQ7. When the ISM status bit (SR7) is set, the write has been completed, and the device will go into the status register read mode until another command is given.

Table 3
COMMAND SEQUENCES

COMMANDS	BUS CYCLES REQ'D	1ST CYCLE			2ND CYCLE			NOTES
		OPERATION	ADDRESS	DATA	OPERATION	ADDRESS	DATA	
READ ARRAY	1	Write	X	FFH				1
IDENTIFY DEVICE	3	Write	X	90H	Read	IA	ID	2, 3
READ STATUS REGISTER	2	Write	X	70H	Read	X	SRD	4
CLEAR STATUS REGISTER	1	Write	X	50H				
ERASE SETUP/CONFIRM	2	Write	X	20H	Write	BA	D0H	5
ERASE SUSPEND/RESUME	2	Write	X	B0H	Write	X	D0H	
WRITE SETUP/WRITE	2	Write	X	40H	Write	WA	WD	6
ALTERNATE WORD /BYTE WRITE	2	Write	X	10H	Write	WA	WD	6

- NOTE:**
1. Must follow WRITE or ERASE CONFIRM commands to the CEL in order to enable flash array read cycles.
 2. IA = Identify address; 00H for manufacturer ID, 01H for device ID.
 3. ID = Identify data.
 4. SRD = Status Register Data.
 5. BA = Block address.
 6. WA = Address to be written, WD = Data to be written to WA.

After the ISM has initiated the write, it cannot be aborted except by a RESET or by powering-down the part. Doing either during a write will corrupt the data being written. If only the WRITE SETUP command has been given, the write may be nullified by performing a null WRITE. To execute a null WRITE, FFH must be written when BYTE is LOW, or FFFFH must be written when BYTE is HIGH. Once the ISM status bit (SR7) has been set, the device will be in the status register read mode until another command is issued.

ERASE SEQUENCE

Executing an erase sequence will set all bits within a block to logic 1. The command sequence necessary to execute an erase is similar to that of a write. To provide added security against accidental block erasure, two consecutive command cycles are required to initiate an erase of a block. In the first cycle, addresses are "don't care," and ERASE SETUP (20H) is given. In the second cycle, V_{PP} must be brought to V_{PPH}, an address within the block to be erased is issued, and ERASE CONFIRM (D0H) is given. If ERASE CONFIRM is not given, the ISM and erase status bits (SR7 and SR5) will be set, and the device will return to the array read mode.

At this time, the ISM will start the erase of the block. Any read operation will output the status register contents on DQ0-DQ7. V_{PP} must be held at V_{PPH} until the erase is completed (SR7 = 1). Once the erase is completed, the device will be in the status register read mode until another

command is issued. Erasing to the boot block also requires that the $\overline{\text{RST}}$ pin be set to V_{HH} at the same time V_{PP} is set to V_{PPH}.

ERASE SUSPENSION

The only command that may be issued while an erase is in progress is ERASE SUSPEND. This command allows other commands to be executed while pausing the erase in progress. Once the device has reached the erase suspend mode, the erase suspend status bit (SR6) will be set. The device may now be given a READ ARRAY, ERASE RESUME, or READ STATUS REGISTER. After READ ARRAY has been issued, any location not within the block being erased may be read. If ERASE RESUME is issued before SR6 has been set, the device will immediately proceed with the erase in progress. During the suspend mode V_{PP} must be held at V_{PPH}.

ERROR HANDLING

After the ISM status bit (SR7) has been set, the V_{PP} (SR3), write (SR4), and erase (SR5) status bits may be checked. If one or a combination of these three bits has been set, then an error has occurred. The ISM cannot reset these three bits. To clear these bits, CLEAR STATUS REGISTER (50H) must be given. If the V_{PP} status bit (SR3) is set, further write or erase operations cannot resume until the status register is cleared. Table 4 lists the combination of errors.

Table 4
STATUS REGISTER ERROR DECODE¹

STATUS BITS			ERROR DESCRIPTION
SR5	SR4	SR3	
0	0	0	No errors
0	0	1	V _{PP} voltage error
0	1	0	Write error
0	1	1	Write error, V _{PP} voltage not valid at time of WRITE
1	0	0	Erase error
1	0	1	Erase error, V _{PP} voltage not valid at time of ERASE CONFIRM
1	1	0	Command sequencing error
1	1	1	Command sequencing error, programming voltage error

NOTE: 1. SR3 - SR5 must be cleared using CLEAR STATUS REGISTER.

WRITE/ERASE CYCLE ENDURANCE

The MT28F200 is designed and fabricated to meet advanced firmware storage requirements. To ensure this level of reliability, V_{PP} must be at $12V \pm 5\%$ during write or erase cycles. Operation outside these limits may reduce the number of erase cycles that can be performed on the device. For further information on write and erase cycle endurance, refer to the *Micron Flash Reliability Monitor*.

POWER USAGE


The MT28F200 offers several power saving features that may be utilized in the array read mode to conserve power. With \overline{CE} LOW, the device will enter idle current mode when not being accessed. In this mode, the maximum I_{CC} current is 3mA. When \overline{CE} is HIGH, the device will enter standby mode. In this mode, maximum I_{CC} current is

100 μ A. If \overline{CE} is brought HIGH during an erase or write, the ISM will continue to operate, and the device will consume the respective active power until the write or erase is completed.


POWERUP

During a powerup, it is not necessary to sequence V_{CC} and V_{PP} . The likelihood of unwanted write or erase operations is minimized, since two consecutive cycles are required to execute either operation. However, \overline{CE} or \overline{WE} may be held HIGH, or \overline{RST} can be held LOW during powerup for additional protection against unwanted write or erase operations. After a powerup or RESET, the status register is reset, and the device will enter the array read mode.

SELF-TIMED WRITE SEQUENCE
(Word or Byte Write)¹




COMPLETE WRITE STATUS-CHECK
SEQUENCE




- NOTE:**
1. Sequence may be repeated for multiple byte or word writes.
 2. Complete status check is not required. However, if SR3 = 1, further writes are inhibited until the status register is cleared.
 3. Device will be in status register read mode. To return to the array read mode, the FFH command must be issued.
 4. If SR3 is set during a write or erase attempt, CLEAR STATUS REGISTER must be issued before further write or erase operations are allowed by the CEL.
 5. Status register bits 3 - 5 must be cleared using CLEAR STATUS REGISTER.

SELF-TIMED BLOCK ERASE SEQUENCE¹




COMPLETE BLOCK ERASE STATUS-CHECK SEQUENCE



- NOTE:**
1. Sequence may be repeated to erase multiple blocks.
 2. Complete status check is not required. However, if SR3 = 1, further erases are inhibited until the status register is cleared.
 3. To return to the array read mode, the FFH command must be issued.
 4. Refer to the erase suspend flowchart for more information.
 5. If SR3 is set during a write or erase attempt, CLEAR STATUS REGISTER must be issued before further write or erase operations are allowed by the CEL.
 6. Status register bits 3 - 5 must be cleared using CLEAR STATUS REGISTER.

ERASE SUSPEND/RESUME SEQUENCE





NEW 5/12 VOLT FLASH MEMORY

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -0.5V to +7V
 Input Voltage Relative to Vss -0.5V to +7V**
 VPP Voltage Relative to Vss -0.5V to +12.6V†
 RST/ Pin A9 Voltage Relative to Vss -0.5V to +13.5V**, †
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 1W

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Input and I/O pins may transition to -2.0V for < 20ns and Vcc +2.0V for < 20ns.

†Voltage may pulse to 14.0V ≤ 20ns.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +0.5	V	1
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-0.5	0.8	V	1
Device Identification Voltage, A9	V _{ID}	11.4	13.0	V	1

DC OPERATING CHARACTERISTICS

(0°C ≤ T_A ≤ +70°C; Vcc = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OUTPUT VOLTAGE LEVELS	V _{OH}	2.4		V	1
Output High Voltage (I _{OH} = - 2.5 mA)					
Output Low Voltage (I _{OL} = 5.8 mA)	V _{OL}		0.45	V	
INPUT LEAKAGE CURRENT Any input (0V ≤ V _{IN} ≤ Vcc); all other pins not under test = 0V	I _L	-1	1	μA	
INPUT LEAKAGE CURRENT: A9 INPUT (11.4V ≤ A9 ≤ 13.0 = V _{ID})	I _{ID}		500	μA	
OUTPUT LEAKAGE CURRENT (Dout is disabled; 0V ≤ V _{OUT} ≤ Vcc)	I _{OZ}	-10	10	μA	

CAPACITANCE

(T_A = 25°C; Vcc = 5V ±10%; f = 1 MHz)

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	C _I	8	pF	
Output Capacitance	C _O	12	pF	

NOTE: 1. All voltages referenced to Vss.

READ AND STANDBY CURRENT DRAIN
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\%)$

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
READ CURRENT: WORD-WIDE, TTL INPUT LEVELS ($\overline{CE} = V_{IL}$; $f = 10\text{ MHz}$; Other inputs = V_{IL} or V_{IH}); $\overline{RST} = V_{IH}$	Icc1	60	mA	2, 3
READ CURRENT: WORD-WIDE, CMOS INPUT LEVELS ($\overline{CE} \leq 0.2\text{V}$; $f = 10\text{ MHz}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC} - 0.2\text{V}$); $\overline{RST} = V_{IH}$	Icc2	55	mA	2, 3
READ CURRENT: BYTE-WIDE, TTL INPUT LEVELS ($\overline{CE} = V_{IL}$; $f = 10\text{ MHz}$; Other inputs = V_{IL} or V_{IH}); $\overline{RST} = V_{IH}$	Icc3	60	mA	2, 3
READ CURRENT: BYTE-WIDE, CMOS INPUT LEVELS ($\overline{CE} \leq 0.2\text{V}$; $f = 10\text{ MHz}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC} - 0.2\text{V}$); $\overline{RST} = V_{IH}$	Icc4	55	mA	2, 3
READ CURRENT: V_{PP} SUPPLY ($V_{PP} > V_{CC}$)	Ipp1	200	μA	
STANDBY CURRENT: TTL INPUT LEVELS V_{CC} power supply standby current ($\overline{CE} = \overline{RST} = V_{IH}$, or $\overline{RST} = V_{IL}$; other inputs = V_{IL} or V_{IH})	Icc5	1.5	mA	
STANDBY CURRENT: CMOS INPUT LEVELS V_{CC} power supply standby current ($\overline{CE} = \overline{RST} = V_{CC} - 0.2\text{V}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC} - 0.2\text{V}$)	Icc6	100	μA	
STANDBY CURRENT: V_{PP} SUPPLY ($V_{PP} \leq V_{CC}$)	Ipp2	± 15	μA	
IDLE CURRENT: TTL INPUT LEVELS ($\overline{CE} = V_{IL}$; $f = 0\text{ Hz}$; Other inputs = V_{IL} or V_{IH} ; $\overline{RST} = V_{IH}$; array read mode)	Icc7	3	mA	
IDLE CURRENT: CMOS INPUT LEVELS ($\overline{CE} \leq 0.2\text{V}$; $f = 0\text{ Hz}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC} - 0.2\text{V}$; $\overline{RST} = V_{IH}$; READ ARRAY)	Icc8	3	mA	

WRITE/ERASE CURRENT DRAIN
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\%)$

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
WORD-WRITE CURRENT: V_{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	Icc9	65	mA	
WORD-WRITE CURRENT: V_{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	Ipp3	40	mA	
BYTE-WRITE CURRENT: V_{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	Icc10	65	mA	
BYTE-WRITE CURRENT: V_{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	Ipp4	30	mA	
ERASE CURRENT: V_{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	Icc11	30	mA	
ERASE CURRENT: V_{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	Ipp5	30	mA	
ERASE SUSPEND CURRENT: V_{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$; erase suspended)	Icc12	10	mA	4
ERASE SUSPEND CURRENT: V_{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$; erase suspended)	Ipp6	200	μA	



NEW 5/12 VOLT FLASH MEMORY

READ TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C; V_{cc} = 5V ±10%)

AC CHARACTERISTICS		-6		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Read cycle time	^t RC	70		80		100		ns	6
Access time from \overline{CE}	^t ACE		70		80		100	ns	5,6
Access time from \overline{OE}	^t AOE		35		40		50	ns	5,6
Access time from address	^t AA		70		80		100	ns	6
RST HIGH to output valid delay	^t RWH		300		300		300	ns	6
\overline{OE} or \overline{CE} HIGH to output in High-Z	^t OD		25		30		40	ns	6
Output hold time from \overline{OE} , \overline{CE} or address change	^t OH	0		0		0		ns	6

READ TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C; V_{cc} = 5V ±5%)

AC CHARACTERISTICS		-6			
PARAMETER	SYM	MIN	MAX	UNITS	NOTES
Read cycle time	^t RC	60		ns	7
Access time from \overline{CE}	^t ACE		60	ns	5,7
Access time from \overline{OE}	^t AOE		30	ns	5,7
Access time from address	^t AA		60	ns	7
RST HIGH to output valid delay	^t RWH		300	ns	7
\overline{OE} or \overline{CE} HIGH to output in High-Z	^t OD		20	ns	7
Output hold time from \overline{OE} , \overline{CE} or address change	^t OH	0		ns	7

AC TEST CONDITION-1

Input pulse levels	0.4 to 2.4V
Input rise and fall times	<10ns
Input timing reference level	0.8 V and 2.0 V
Output timing reference level	0.8 V and 2.0 V
Output load	1 TTL gate and C _L = 100 pF


AC TEST CONDITION-2

Input pulse levels	0.0 to 3.0V
Input rise and fall times	<10ns
Input timing reference level	1.5 V
Output timing reference level	1.5 V
Output load	1 TTL gate and C _L = 30 pF


NOTE:



1. All voltages referenced to V_{ss}.
2. I_{cc} is dependent on cycle rates.
3. I_{cc} is dependent on output loading. Specified values are obtained with minimum cycle time and the outputs open.
4. Parameter is specified when device is not accessed. Actual current draw will be I_{cc12} plus read current if a read is executed while in erase suspend mode.
5. \overline{OE} may be delayed by ^tACE minus ^tAOE after \overline{CE} falls before ^tACE is affected.
6. Measurements tested under AC Test Conditions-1.
7. Measurements tested under AC Test Conditions-2.

WORD-WIDE READ CYCLE 1



BYTE-WIDE READ CYCLE 2



 DON'T CARE
 UNDEFINED

NOTE: 1. $\overline{\text{BYTE}} = \text{HIGH}$
2. $\overline{\text{BYTE}} = \text{LOW}$



MT28F200
128K x 16, 256K x 8 FLASH MEMORY

NEW

5/12 VOLT FLASH MEMORY

RECOMMENDED DC WRITE/ERASE CONDITIONS

(0°C ≤ T_A ≤ +70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
V _{PP} voltage during normal operation	V _{PP} L	0.0	6.5	V	
V _{PP} voltage during erase/write operation	V _{PP} H	11.4	12.6	V	
Boot block unlock voltage	V _{HH}	11.5	13.0	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +0.5	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-0.5	0.8	V	
INPUT LEAKAGE CURRENT: \overline{RST} INPUT (11.4 ≤ R _{ST} ≤ 13.0V = V _{HH})	I _{HH}		500	μA	

SPEED-DEPENDENT WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ±10%)

AC CHARACTERISTICS		-6		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WRITE cycle time	t _{WC}	70		80		100		ns	1
\overline{WE} HIGH pulse width	t _{WPH}	20		20		30		ns	1
\overline{CE} HIGH pulse width	t _{CPH}	20		20		30		ns	1

SPEED-DEPENDENT WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ±5%)

AC CHARACTERISTICS		-6			
PARAMETER	SYM	MIN	MAX	UNITS	NOTES
WRITE cycle time	t _{WC}	60		ns	2
\overline{WE} HIGH pulse width	t _{WPH}	10		ns	2
\overline{CE} HIGH pulse width	t _{CPH}	10		ns	2

NOTE: 1. Measurements tested under AC Test Conditions-1.
 2. Measurements tested under AC Test Conditions-2.

WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: \overline{WE} CONTROLLED WRITES
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\% \text{ or } \pm 5\%)$

AC CHARACTERISTICS	PARAMETER	SYM	-6, -8, -10		UNITS	NOTES
			MIN	MAX		
Address setup time to \overline{WE} HIGH	t^1AS	50		ns		
Address hold time from \overline{WE} HIGH	t^1AH	10		ns		
Data setup time to \overline{WE} HIGH	t^1DS	50		ns		
Data hold time from \overline{WE} HIGH	t^1DH	0		ns		
\overline{CE} setup time to \overline{WE} LOW	t^1CS	0		ns		
\overline{CE} hold time from \overline{WE} HIGH	t^1CH	10		ns		
V_{PP} setup time to \overline{WE} HIGH	t^1VPS	100		ns	1	
\overline{WE} pulse width	t^1WP	50		ns		
\overline{RST} HIGH to \overline{WE} LOW delay	t^1RS	220		ns		
\overline{RST} V_{HH} setup time to \overline{WE} HIGH	t^1RHS	100		ns	2	
Write duration (word or byte write)	t^1WED1	6		μs	1	
Boot-block erase duration	t^1WED2	300		ms	1	
Parameter block erase duration	t^1WED3	300		ms	1	
Main block erase duration	t^1WED4	600		ms	1	
V_{PP} hold time from Status Data valid	t^1VPH	0		ns	1	
\overline{RST} at V_{HH} hold time from Status Data valid	t^1RHH	0		ns	2	
Boot block relock delay time	t^1REL		100	ns	3	

WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: \overline{CE} CONTROLLED WRITES
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\% \text{ or } \pm 5\%)$

AC CHARACTERISTICS	PARAMETER	SYM	-6, -8, -10		UNITS	NOTES
			MIN	MAX		
Address setup time to \overline{CE} HIGH	t^1AS	50		ns		
Address hold time from \overline{CE} HIGH	t^1AH	10		ns		
Data setup time to \overline{CE} HIGH	t^1DS	50		ns		
Data hold time from \overline{CE} HIGH	t^1DH	0		ns		
\overline{WE} setup time to \overline{CE} LOW	t^1WS	0		ns		
\overline{WE} hold time from \overline{CE} HIGH	t^1WH	10		ns		
V_{PP} setup time to \overline{WE} HIGH	t^1VPS	100		ns	1	
\overline{CE} pulse width	t^1CP	50		ns		
\overline{RST} HIGH to \overline{CE} LOW delay	t^1RS	220		ns		
\overline{RST} V_{HH} setup time to \overline{CE} HIGH	t^1RHS	100		ns	2	
WRITE duration (word or byte write)	t^1WED1	6		μs	1	
Boot-block erase duration	t^1WED2	300		ms	1, 2	
Parameter block erase duration	t^1WED3	300		ms	1	
Main block erase duration	t^1WED4	600		ms	1	
V_{PP} hold time from Status Data valid	t^1VPH	0		ns	1	
\overline{RST} at V_{HH} hold time from Status Data valid	t^1RHH	0		ns	2	
Boot block relock delay time	t^1REL		100	ns	2	


- NOTE:**
1. Write/erase times are measured to valid status register data ($SR7=1$).
 2. \overline{RST} should be held at V_{HH} until boot-block write or erase is complete.
 3. t^1REL is required to relock boot block after write or erase to boot block.

WORD/BYTE WRITE AND ERASE DURATION CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Boot/parameter block erase time		1.0	7.0	s	1
Main block erase time		2.5	14.0	s	1
Main block byte write time		1.0	4.0	s	1, 2
Main block word write time		0.5	2.0	s	1, 2

NOTE: 1. Typical values measured at $T_A = +25^\circ\text{C}$.
 2. Assumes no system overhead.



ERASE/WRITE CYCLE
WE-CONTROLLED WRITE/ERASE



DON'T CARE

NOTE: 1. If \overline{BYTE} is LOW, DATA and COMMAND are 8-bit. If \overline{BYTE} is HIGH, DATA is 16-bit and COMMAND is 8-bit.

ERASE/WRITE CYCLE
CE-CONTROLLED WRITE/ERASE



DON'T CARE

NOTE: 1. If \overline{BYTE} is LOW, DATA and COMMAND are 8-bit. If \overline{BYTE} is HIGH, DATA is 16-bit and COMMAND is 8-bit.

FLASH MEMORY

512K x 8

5V/12V, BOOT BLOCK

FEATURES

- Seven erase blocks:
 - 16KB boot block (protected)
 - Two 8KB parameter blocks
 - Four general memory blocks
- Low power: 100µA standby; 60mA active, MAX
- 5V±10% read; 12V±5% write/erase
- Address access times: 60ns, 80ns, 100ns
- Industry-standard pinouts
- Inputs and outputs are fully TTL-compatible
- Three-state outputs
- Automated write and erase algorithm

OPTIONS

- Timing
 - 60ns access
 - 80ns access
 - 100ns access

MARKING

- 6
- 8
- 10


- Boot-Block Starting Address
 - Top (7FFFFH)
 - Bottom (00000H)

- T
- B

- Packages

Plastic TSOP Type 1 (10 x 20mm) VG

- Part Number Example: MT28F004VG-8T



GENERAL DESCRIPTION


The MT28F004 is a nonvolatile, electrically block-erasable (FLASH), programmable read-only memory containing 4,194,304 bits organized as 524,288 words by 8 bits. It is fabricated with Micron's advanced CMOS floating-gate process.

The MT28F004 is organized into seven separately erasable blocks. To ensure that critical firmware is protected from accidental erasure or overwrite, the MT28F004 features a hardware-protected boot-block. Writing or erasing

the boot block requires a super-voltage on the \overline{RST} pin in addition to executing the normal write or block erase sequences. This block may be used to store code implemented in low-level system recovery. The remaining blocks vary in density, and are written-to and erased with no additional super-voltage required.

The byte address is issued to read the memory array with \overline{CE} and \overline{OE} LOW and \overline{WE} HIGH. Valid data is output until the next address is issued or \overline{CE} or \overline{OE} go HIGH.

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTIONS

TSOP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
9	\overline{WE}	Input	Write Enable: Determines if a given cycle is a write cycle. If $\overline{WE} = \text{LOW}$ when $V_{PP} < V_{PPH}$, the cycle is a WRITE (command input) to the Command Execution Logic (CEL). If $\overline{WE} = \text{LOW}$ when $V_{PP} = V_{PPH}$, the cycle is a WRITE to one of the sectors or an ERASE CONFIRM.
22	\overline{CE}	Input	Chip Enable: Activates the device when LOW. When \overline{CE} is HIGH, the device is disabled and goes into standby power mode.
10	\overline{RST}	Input	Reset: Clears the status register, sets the Internal State Machine (ISM) to the array read mode, and places the device in standby mode when LOW. All inputs, including \overline{CE} , are "don't care", and all outputs are High-Z. Also used to unlock boot block when brought to V_{HH} (boot-block unlock voltage; 12V). Must be held HIGH during all other modes of operation.
24	\overline{OE}	Input	Output Enable: Enables data output buffers.
21,20,19,18, 17, 16, 15, 14, 8, 7, 36, 6, 5, 4, 3, 2, 1, 40, 13	A0-A18	Input	Address Inputs: Selects a unique byte out of the 524,288 available.
25, 26, 27, 28, 32, 33, 34, 35	DQ0-DQ7	Input/ Output	Data I/O: Data output pins during any read operation, or data input pins during a WRITE. Used to input commands to the CEL for a command input.
29, 37, 38	NC	-	No Connect: These pins may be driven or left unconnected.
11	V_{PP}	Supply	Write/Erase Supply Voltage: During a WRITE or ERASE CONFIRM, $V_{PP} = V_{PPH}$ (12V). $V_{PP} = \text{"don't care"}$ during all other operations.
30, 31	V_{CC}	Supply	Power Supply: +5V \pm 10%
23, 39	V_{SS}	Supply	Ground

TRUTH TABLE 1

FUNCTION	RST	CE	OE	WE	A0	A9	V _{PP}	DQ0-DQ7
Standby	H	H	X	X	X	X	X	High-Z
RESET	L	X	X	X	X	X	X	High-Z
READING								
Read	H	L	L	H	X	X	X	Data-Out
Output Disable	H	L	H	H	X	X	X	High-Z
WRITE/ERASE ²								
ERASE SETUP	H	L	H	L	X	X	X	20H
ERASE CONFIRM ³	H	L	H	L	X	X	V _{PPH}	D0H
WRITE SETUP	H	L	H	L	X	X	X	10H/40H
WRITE ⁴	H	L	H	L	X	X	V _{PPH}	Data-In
READ ARRAY	H	L	H	L	X	X	X	FFH
WRITE/ERASE (BOOT BLOCK) ^{2, 5}								
ERASE SETUP	H	L	H	L	X	X	X	20H
ERASE CONFIRM ³	V _{HH}	L	H	L	X	X	V _{PPH}	D0H
WRITE SETUP	H	L	H	L	X	X	X	10H/40H
WRITE ⁴	V _{HH}	L	H	L	X	X	V _{PPH}	Data-In
READ ARRAY	H	L	H	L	X	X	X	FFH
DEVICE IDENTIFICATION ^{6, 7}								
Manufacturer (8-bit)	H	L	L	H	L	V _{ID}	X	2CH
Device (top boot)	H	L	L	H	H	V _{ID}	X	B2H
Device (bottom boot)	H	L	L	H	H	V _{ID}	X	B3H

- NOTE:**
1. L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH}.
 2. V_{PPH} = 12V.
 3. Operation must be preceded by ERASE SETUP command.
 4. Operation must be preceded by WRITE SETUP command.
 5. V_{HH} = 12V.
 6. V_{ID} = 12V; may also be read by issuing the IDENTIFY DEVICE command.
 7. A1-A8, A10-A18 = V_{IL}.

FUNCTIONAL DESCRIPTION

The MT28F004 Flash memory incorporates a number of features to make it ideally suited for system firmware.

The memory array is segmented into individual erase blocks. Each block may be erased without affecting data stored in other blocks. These memory blocks are read, written and erased by issuing commands to the Command Execution Logic (CEL). The CEL controls the operation of the Internal State Machine (ISM) that completely controls all write, block erase, and verify operations. This state machine protects each memory location from overerase and optimizes each memory location for maximum data retention. In addition, the ISM greatly simplifies the control necessary for writing the device in-system or in an external programmer.

The Functional Description provides detailed information on the operation of the MT28F004, and is organized into these sections:

- Overview
- Memory Architecture
- Output (Read) Operations
- Input Operations
- Command Set
- ISM Status Register
- Command Execution
- Error Handling
- Write/Erase Cycle Endurance
- Power Usage
- Powerup

OVERVIEW

SEVEN INDEPENDENTLY ERASABLE MEMORY BLOCKS

The MT28F004 is organized into seven independently erasable memory blocks that allow portions of the memory to be erased without affecting the rest of the memory data. A special boot block is hardware-protected against inadvertent erasure or writes by a super-voltage pin. The voltage on this pin is required in addition to the 12V on the V_{PP} pin. The remaining blocks require only the 12V V_{PP} to be present in order to be changed.

HARDWARE-PROTECTED BOOT-BLOCK

This block of the memory array can be erased or written only when the $\overline{\text{RST}}$ pin is taken to V_{HH}. Designing a system so that the processor or control logic is unable to apply 12V to this pin will ensure data integrity in this memory block. This provides additional security for the core firmware during in-system firmware updates, should an unintentional power fluctuation or system reset occur. The MT28F004 is available in two versions; the MT28F004T addresses the boot block starting from 7FFFFH, and the MT28F004B addresses the boot block starting from 00000H.

INTERNAL STATE MACHINE (ISM)

Block erase and write timing are simplified by using an ISM to control all erase and write algorithms in the memory array. The ISM ensures protection against overerase and optimizes write margin to each cell.

During write operations the ISM automatically increments and monitors write attempts, verifies write margin on each memory cell, and updates the ISM status register. When a block erase is performed the ISM automatically overwrites the entire addressed block (eliminates overerase), increments and monitors erase attempts, and sets bits in the ISM status register.

ISM STATUS REGISTER

The ISM status register allows an external processor to monitor the status of the ISM during write and erase operations. Two bits of the 8-bit status register are set and cleared entirely by the ISM. These bits indicate whether the ISM is busy with an erase or write task, and when an erase has been suspended. Additional error information is set in the other three bits: valid programming voltage, write error, and erase error.

COMMAND EXECUTION LOGIC (CEL)

The CEL receives and interprets commands to the device. These commands control the operation of the ISM and the read path (i.e. memory array, ID register, or status register). Commands may be issued to the CEL while the ISM is active. However, there are restrictions on what commands are allowed in this condition. See the Command Execution section for more detail.

MEMORY ARCHITECTURE

The MT28F004 memory array architecture is designed to allow sections to be erased without disturbing the rest of the array. The array is divided into seven addressable "blocks" that are of varying size and independently erasable. By erasing in blocks, rather than the entire array, the total device endurance is enhanced, as is system flexibility. Only the erase function is block oriented. All read and write operations are done on a random byte basis.

The boot block is protected from unintentional erase or write with a hardware protection circuit that requires a super-voltage be applied before erasure is commenced. The boot block is intended for the core firmware required for basic system functionality. The remaining six blocks do not require this super-voltage before being written or erased.

BOOT BLOCK

The hardware-protected boot-block provides extra security for the most sensitive portions of the firmware. This 16KB block may only be erased or written when the \overline{RST} pin is at the specified boot block unlock voltage (V_{HH}) of 12V. When performing erase or write cycles to this block, \overline{RST} must be held at the unlock voltage (V_{HH}) until the erase

or write is completed. As for any erase or write operations, the V_{PP} pin must be at V_{PPH} when writing to the boot block.


The MT28F004 is available in two configurations, top or bottom boot-block. The MT28F004T top boot-block version supports processors of the x86 variety. The MT28F004B bottom boot-block version is intended for 680X0 and RISC applications. Figure 1 illustrates the memory address maps associated with these two versions.

PARAMETER BLOCKS


The two 8KB parameter blocks are used for storage of less sensitive and more frequently changing system parameters and also may include configuration or diagnostic coding. These blocks are enabled for erasure when the V_{PP} pin is at V_{PPH} . No super-voltage unlock is required.

GENERAL MEMORY BLOCKS

The four remaining blocks are general memory blocks and do not require a super-voltage on \overline{RST} to be erased or written. These blocks are intended for code storage, or ROM-resident applications or operating systems that require in-system update capability.



Bottom Boot - MT28F004VG-xxB



Top Boot - MT28F004VG-xxT

Figure 1
MEMORY ADDRESS MAPS

OUTPUT (READ) OPERATIONS

The MT28F004 features three different types of reads. Depending on the current mode of the device, a read operation will produce data from the memory array, status register, or device identification register. In each of these three cases, the \overline{WE} , \overline{CE} , and \overline{OE} inputs are controlled in a similar manner to perform a read. However, several differences exist, and are described in the following section. Moving between modes to perform a specific read will be covered in the Command Execution section.

MEMORY ARRAY

To read the memory array, \overline{WE} must be HIGH, and \overline{OE} and \overline{CE} must be LOW. Valid data will be output on the DQ pins once these conditions have been met and a valid address is given. Valid data will remain on the DQ pins until the address changes, or \overline{OE} or \overline{CE} go HIGH, whichever occurs first. The DQ pins will continue to output new data after each address transition, as long as \overline{OE} and \overline{CE} remain LOW.

After powerup or RESET, the device will automatically be in the array read mode. All commands and their operations are covered in the Command Set and Command Execution sections.

STATUS REGISTER

Performing a read of the status register requires the same input sequencing as when reading the array, except that the address inputs are "don't care." Data from the status register is latched on the falling edge of \overline{OE} or \overline{CE} , whichever occurs last. If the contents of the status register change during a read of the status register, either \overline{OE} or \overline{CE} may be toggled while the other is held LOW to update the output.

Following a write or erase, the device automatically enters the status register read mode. In addition, a read during a write or erase will produce the status register contents on DQ0-DQ7. When in the erase suspend mode, a read operation will produce the status register contents until another command is issued. While in certain other modes, READ STATUS REGISTER may be given to return

to the status register read mode. All commands and their operations are covered in the Command Set and Command Execution sections.

IDENTIFICATION REGISTER

A read of the two 8-bit device identification registers requires the same input sequencing as when reading the array. \overline{WE} must be HIGH, and \overline{OE} and \overline{CE} must be LOW. A0 is used to decode between the two bytes of the device ID register; all other address inputs are "don't care." When A0 is LOW, the manufacturer ID is output, and when A0 is HIGH, the device ID is output.

To get to the identification register read mode, READ IDENTIFICATION may be issued while in certain other modes. In addition, the identification register read mode can be reached by applying a super-voltage (V_{ID}) to the A9 pin. Using this method, the ID register can be read while in any mode. Once A9 is returned to V_{IL} or V_{IH} , the device will return to the previous mode.

INPUT OPERATIONS

The DQ pins are used to either input data to the array or input a command to the CEL. A command input issues an 8-bit command to the CEL. Commands may be issued to control operation of the part. A WRITE is used to input data to the memory array. The following section describes both types of inputs. More information describing how to use the two types of inputs to write the device is provided in the Command Execution section.

COMMANDS

To perform a command input, \overline{OE} must be HIGH, and \overline{CE} and \overline{WE} must be LOW. A0-A18 are not used for command inputs, except during an ERASE CONFIRM (described in a later section). The 8-bit command is input on DQ0-DQ7. The command is latched on the rising edge of \overline{CE} (\overline{CE} controlled) or \overline{WE} (\overline{WE} controlled), whichever occurs first.

MEMORY ARRAY

A write to the memory array sets the desired bits to logic 0's, but cannot change a given bit to a logic 1 from a logic 0. Setting any bits to a logic 1 requires that the entire block be erased. To perform a WRITE, \overline{OE} must be HIGH, \overline{CE} and \overline{WE} must be LOW, and V_{PP} must be set to V_{PPH} . Writing to the boot block also requires that the \overline{RST} pin be at V_{HH} . A0-A18 provide the address to be written, while the data to be written to the array is input on the DQ pins. The data and addresses are latched on the rising edge of \overline{CE} (\overline{CE} -controlled) or \overline{WE} (\overline{WE} -controlled), whichever occurs first. A WRITE must be preceded by a WRITE SETUP.

Detail on how to input data to the array will be covered in the Write Sequence section.

COMMAND SET

To simplify writing of the memory blocks, the MT28F004 incorporates an ISM that controls all internal algorithms for the write and erase cycles. An 8-bit command set is used to control the device. Detail on how to sequence commands is provided in the Command Execution section. Table 1 lists the valid commands.

Table 1
COMMAND SET

COMMAND	HEX CODE	DESCRIPTION
RESERVED	00H	This command and all unlisted commands are invalid, and should not be called. These commands are reserved to allow for future feature enhancements.
READ ARRAY	FFH	Must be issued after any other command cycle before the array can be read. It is not necessary to issue this command after powerup or reset.
IDENTIFY DEVICE	90H	Allows the device and manufacturer ID to be read. A0 is used to decode between the manufacturer ID (A0=LOW) and device ID (A0=HIGH).
READ STATUS REGISTER	70H	Allows the status register to be read. Please refer to Table 2 for more information on the status register bits.
CLEAR STATUS REGISTER	50H	Clears status register bits 3 through 5, which cannot be cleared by the ISM.
ERASE SETUP	20H	The first command given in the two cycle erase sequence. The erase will not be completed unless followed by the ERASE CONFIRM command.
ERASE CONFIRM/RESUME	D0H	The second command given in the two cycle erase sequence. Must follow an ERASE SETUP command to be valid. Also used during an ERASE SUSPEND to resume the erase.
WRITE SETUP	40H or 10H	The first command given in the two cycle write sequence. The write data and address are given in the following cycle to complete the write.
ERASE SUSPEND	B0H	Halts the erase and puts device into the erase suspend mode. When in this mode only READ STATUS REGISTER, READ ARRAY, and ERASE RESUME commands may be executed.

ISM STATUS REGISTER

The 8-bit ISM status register (see Table 2) is polled to check for write or erase completion or any related errors. During or following a write, erase, or erase suspend, a read operation will output the status register contents on DQ0 - DQ7 without prior command. While reading the status register contents, the outputs will not be updated if there is a change in the ISM status unless \overline{OE} or \overline{CE} is toggled. If the device is not in the write, erase, erase suspend, or status register read mode, READ STATUS REGISTER (70H) can be issued to view the status register contents.

All of the defined bits are set by the ISM, but only the ISM and erase suspend status bits are reset by the ISM. The

erase, write, and VPP status bits must be cleared using CLEAR STATUS REGISTER. If the VPP status bit (SR3) is set, the CEL will not allow further write or erase operations until the status register is cleared. This allows the user to choose when to poll and clear the status register. For example, the host system may perform multiple byte write operations before checking the status register, instead of checking after each individual write. Asserting the RST signal or powering down the device are other methods to clear the status register.

Table 2
STATUS REGISTER

STATUS BIT #	STATUS REGISTER BIT	DESCRIPTION
SR7	ISM STATUS 1 = Ready	The ISMS bit displays the active status of the state machine when performing write or erase. The controlling logic polls this bit to determine when the erase and write status bits are valid.
SR6	ERASE SUSPEND STATUS 1 = Erase Suspended 0 = Erase in Progress/Completed	Issuing an ERASE SUSPEND places the ISM in the suspend mode and sets this and the ISMS bit to "1." The ESS bit will remain "1" until an ERASE RESUME is issued.
SR5	ERASE STATUS 1 = Block erase error 0 = Successful block erase	ES is set to "1" after the maximum amount of erase cycles are executed by the ISM without a successful verify. ES is only cleared by CLEAR STATUS REGISTER or after a RESET.
SR4	WRITE STATUS 1 = Write error 0 = Successful write	WS is set to "1" after the maximum amount of write cycles are executed by the ISM without a successful verify. WS is only cleared by a CLEAR STATUS REGISTER command or after a RESET.
SR3	VPP STATUS 1 = No VPP voltage detected 0 = VPP present	VPPS detects the presence of a VPP voltage. It does not monitor VPP continuously nor does it indicate a valid VPP voltage. The VPP pin is sampled for 12V after WRITE or ERASE CONFIRM is given. Must be cleared by CLEAR STATUS REGISTER or after a RESET.
SR0-2	RESERVED	Reserved for future use

COMMAND EXECUTION

Commands are issued to bring the device into different operational modes. Each mode has specific operations that can be performed while in that mode. Several modes require a sequence of commands to be written before they are reached. The following section describes the properties of each mode and Table 3 lists all command sequences required to perform the desired operation.

READ ARRAY

The array read mode is the initial state of the device upon powerup, and is also entered after a RESET. If the device is in any other mode, READ ARRAY (FFH) must be given to return to the array read mode. Unlike WRITE SETUP (40H), READ ARRAY does not need to be given before each individual read access.

IDENTIFY DEVICE

The 8-bit device identification may be read using one of two methods. IDENTIFY DEVICE (90H) may be written to the CEL to enter the IDENTIFY DEVICE mode. While in this mode, any read will produce the device identification when A0 is HIGH and manufacturer identification when

A0 is LOW. The device will remain in this mode until another command is given.

WRITE SEQUENCE

Two consecutive cycles are needed to input data to the array. WRITE SETUP (40H or 10H) is given in the first cycle. The next cycle is the WRITE, during which the write address and data are issued, and VPP brought to VPPH. Writing to the boot block also requires that the \overline{RST} pin be brought to VHH at the same time VPP is brought to VPPH. The ISM will now begin to write the byte. The desired bits within the byte will be set to logic 0. VPP must be held at VPPH until the write is completed (SR7 = 1). When writing to the boot block, \overline{RST} must be held at VHH until the ISM status bit (SR7) is set.

While the ISM executes the write, the ISM status bit (SR7) will be at 0, and the device will not respond to any commands. However, any read operation will produce the status register contents on DQ0-DQ7. When the ISM status bit (SR7) is set, the write has been completed, and the device will go into the status register read mode until another command is given.

Table 3
COMMAND SEQUENCES

COMMANDS	BUS CYCLES REQ'D	1ST CYCLE			2ND CYCLE			NOTES
		OPERATION	ADDRESS	DATA	OPERATION	ADDRESS	DATA	
READ ARRAY	1	Write	X	FFH				1
IDENTIFY DEVICE	3	Write	X	90H	Read	IA	ID	2, 3
READ STATUS REGISTER	2	Write	X	70H	Read	X	SRD	4
CLEAR STATUS REGISTER	1	Write	X	50H				
ERASE SETUP/CONFIRM	2	Write	X	20H	Write	BA	D0H	5
ERASE SUSPEND/RESUME	2	Write	X	B0H	Write	X	D0H	
WRITE SETUP/WRITE	2	Write	X	40H	Write	WA	WD	6
ALTERNATE WRITE	2	Write	X	10H	Write	WA	WD	6

- NOTE:**
1. Must follow WRITE or ERASE CONFIRM commands to the CEL in order to enable flash array read cycles.
 2. IA = Identify address; 00H for manufacturer ID, 01H for device ID.
 3. ID = Identify data.
 4. SRD = Status Register Data.
 5. BA = Block address.
 6. WA = Address to be written, WD = Data to be written to WA.

After the ISM has initiated the write, it cannot be aborted except by a RESET or by powering-down the part. Doing either during a write will corrupt the data being written. If only the WRITE SETUP command has been given, the write may be nullified by performing a null WRITE. To execute a null WRITE, FFH must be written. Once the ISM status bit (SR7) has been set, the device will be in the status register read mode until another command is issued.

ERASE SEQUENCE

Executing an erase sequence will set all bits within a block to logic 1. The command sequence necessary to execute an erase is similar to that of a write. To provide added security against accidental block erasure, two consecutive command cycles are required to initiate an ERASE of a block. In the first cycle, addresses are "don't care," and ERASE SETUP (20H) is given. In the second cycle, V_{PP} must be brought to V_{PPH} , an address within the block to be erased is issued, and ERASE CONFIRM (D0H) is given. If ERASE CONFIRM is not given, the ISM and erase status bits (SR7 and SR5) will be set, and the device will return to the array read mode.

At this time, the ISM will start the erase of the block. Any read operation will output the status register contents on DQ0-DQ7. V_{PP} must be held at V_{PPH} until the erase is completed (SR7 = 1). Once the erase is completed, the device will be in the status register read mode until another

command is issued. Erasing the boot block also requires that the \overline{RST} pin be set to V_{HH} at the same time V_{PP} is set to V_{PPH} .

ERASE SUSPENSION

The only command that may be issued while an erase is in progress is ERASE SUSPEND. This command allows other commands to be executed while pausing the erase in progress. Once the device has reached the erase suspend mode, the erase suspend status bit (SR6) will be set. The device may now be given a READ ARRAY, ERASE RESUME, or READ STATUS REGISTER. After the READ ARRAY command has been issued, any location not within the block being erased may be read. If the ERASE RESUME command is issued before SR6 has been set, the device will immediately proceed with the erase in progress. During the suspend mode V_{PP} must be held at V_{PPH} .

ERROR HANDLING

After the ISM status bit (SR7) has been set, the V_{PP} (SR3), write (SR4), and erase (SR5) status bits may be checked. If one or a combination of these three bits has been set, then an error has occurred. The ISM cannot reset these three bits. To clear these bits, the CLEAR STATUS REGISTER command (50H) must be given. If the V_{PP} status bit (SR3) is set, further write or erase operations cannot resume until the status register is cleared. Table 4 lists the combination of errors.

Table 4
STATUS REGISTER ERROR DECODE¹

STATUS BITS			ERROR DESCRIPTION
SR5	SR4	SR3	
0	0	0	No errors
0	0	1	V_{PP} voltage error
0	1	0	Write error
0	1	1	Write error, V_{PP} voltage not valid at time of WRITE
1	0	0	Erase error
1	0	1	Erase error, V_{PP} voltage not valid at time of ERASE CONFIRM
1	1	0	Command sequencing error
1	1	1	Command sequencing error, programming voltage error

NOTE: 1. SR3 - SR5 must be cleared using CLEAR STATUS REGISTER.

WRITE/ERASE CYCLE ENDURANCE

The MT28F004 is designed and fabricated to meet advanced firmware storage requirements. To ensure this level of reliability, V_{PP} must be at $12V \pm 5\%$ during write or erase cycles. Operation outside these limits may reduce the number of erase cycles that can be performed on the device. For further information on write and erase cycle endurance, refer to the Micron *Flash Reliability Monitor*.



POWER USAGE

The MT28F004 offers several power saving features that may be utilized in the array read mode to conserve power. With \overline{CE} LOW, the device will enter idle current mode when not being accessed. In this mode, the maximum I_{CC} current is 3mA. When \overline{CE} is HIGH, the device will enter standby mode. In this mode, maximum I_{CC} current is 100 μ A. If \overline{CE} is brought HIGH during an erase or write, the



ISM will continue to operate, and the device will consume the respective active power until the write or erase is completed.

POWERUP

During a powerup, it is not necessary to sequence V_{CC} and V_{PP} . The likelihood of unwanted write or erase operations is minimized, since two consecutive cycles are required to execute either operation. However, \overline{CE} or \overline{WE} may be held HIGH, or \overline{RST} can be held LOW during powerup for additional protection against unwanted write or erase operations. After a powerup or RESET, the status register is reset, and the device will enter the array read mode.


SELF-TIMED WRITE SEQUENCE¹

COMPLETE WRITE STATUS-CHECK SEQUENCE


- NOTE:**
1. Sequence may be repeated for multiple writes.
 2. Complete status check is not required. However, if SR3 = 1, further writes are inhibited until the status register is cleared.
 3. Device will be in status register read mode. To return to the array read mode, the FFH command must be issued.
 4. If SR3 is set during a write or block erase attempt, CLEAR STATUS REGISTER must be issued before further write or erase operations are allowed by the CEL.
 5. Status register bits 3 - 5 must be cleared using CLEAR STATUS REGISTER.

SELF-TIMED BLOCK ERASE SEQUENCE¹

COMPLETE BLOCK ERASE STATUS-CHECK SEQUENCE


- NOTE:**
- Sequence may be repeated to erase multiple blocks.
 - Complete status check is not required. However, if SR3 = 1, further erases are inhibited until the status register is cleared.
 - To return to the array read mode, the FFH command must be issued.
 - Refer to the ERASE SUSPEND flowchart for more information.
 - If SR3 is set during a write or block erase attempt, CLEAR STATUS REGISTER must be issued before further write or erase operations are allowed by the CEL.
 - Status register bits 3 - 5 must be cleared using CLEAR STATUS REGISTER.

ERASE SUSPEND/RESUME SEQUENCE



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	-0.5V to +7V
Input Voltage Relative to Vss	-0.5V to +7V**
Vpp Voltage Relative to Vss	-0.5V to +12.6V†
RST/Pin A9 Voltage Relative to Vss.....	-0.5V to +13.5V**†
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +125°C
Power Dissipation	1W

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Input and I/O pins may transition to -2.0V for < 20ns and Vcc +2.0V for < 20ns.

†Voltage may pulse to 14.0V ≤ 20ns.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	Vcc+0.5	V	1
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-0.5	0.8	V	1
Device Identification Voltage, A9	V _{ID}	11.4	13.0	V	1

DC OPERATING CHARACTERISTICS

(0°C ≤ T_A ≤ +70°C; Vcc = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OUTPUT VOLTAGE LEVELS	V _{OH}	2.4		V	1
Output High Voltage (I _{OH} = - 2.5 mA)					
Output Low Voltage (I _{OL} = 5.8 mA)	V _{OL}		0.45	V	
INPUT LEAKAGE CURRENT	I _L	-1	1	μA	
Any input (0V ≤ V _{IN} ≤ Vcc); all other pins not under test = 0V					
INPUT LEAKAGE CURRENT: A9 INPUT	I _{ID}		500	μA	
(11.4V ≤ A9 ≤ 13.0 = V _{ID})					
OUTPUT LEAKAGE CURRENT	I _{OZ}	-10	10	μA	
(Dout is disabled; 0V ≤ V _{OUT} ≤ Vcc)					

CAPACITANCE

(T_A = 25°C; Vcc = 5V ±10%; f = 1 MHz)

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	C _I	8	pF	
Output Capacitance	C _O	12	pF	

NOTE: 1. All voltages referenced to Vss.

READ AND STANDBY CURRENT DRAIN
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\%)$

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
READ CURRENT: TTL INPUT LEVELS ($\overline{CE} = V_{IL}$; $f = 10\text{ MHz}$; Other inputs = V_{IL} or V_{IH}); $\overline{RST} = V_{IH}$	Icc1	60	mA	2, 3
READ CURRENT: CMOS INPUT LEVELS ($\overline{CE} \leq 0.2\text{V}$; $f = 10\text{ MHz}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC} - 0.2\text{V}$); $\overline{RST} = V_{IH}$	Icc2	55	mA	2, 3
READ CURRENT: V_{PP} SUPPLY ($V_{PP} > V_{CC}$)	Ipp1	200	μA	
STANDBY CURRENT: TTL INPUT LEVELS V_{CC} power supply standby current ($\overline{CE} = \overline{RST} = V_{IH}$, or $\overline{RST} = V_{IL}$; other inputs = V_{IL} or V_{IH})	Icc3	1.5	mA	
STANDBY CURRENT: CMOS INPUT LEVELS V_{CC} power supply standby current ($\overline{CE} = \overline{RST} = V_{CC} - 0.2\text{V}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC} - 0.2\text{V}$)	Icc4	100	μA	
STANDBY CURRENT: V_{PP} SUPPLY ($V_{PP} \leq V_{CC}$)	Ipp2	± 10	μA	
IDLE CURRENT: TTL INPUT LEVELS ($\overline{CE} = V_{IL}$; $f = 0\text{ Hz}$; Other inputs = V_{IL} or V_{IH} ; $\overline{RST} = V_{IH}$; array read mode)	Icc5	3	mA	
IDLE CURRENT: CMOS INPUT LEVELS ($\overline{CE} \leq 0.2\text{V}$; $f = 0\text{ Hz}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC} - 0.2\text{V}$; $\overline{RST} = V_{IH}$; READ ARRAY)	Icc6	3	mA	

WRITE/ERASE CURRENT DRAIN
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\%)$

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
WRITE CURRENT: V_{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	Icc7	60	mA	
WRITE CURRENT: V_{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	Ipp3	30	mA	
ERASE CURRENT: V_{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	Icc8	30	mA	
ERASE CURRENT: V_{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	Ipp4	30	mA	
ERASE SUSPEND CURRENT: V_{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$; erase suspended)	Icc9	10	mA	4
ERASE SUSPEND CURRENT: V_{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$; erase suspended)	Ipp5	200	μA	

READ TIMING PARAMETERS
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\%)$

AC CHARACTERISTICS		-6		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Read cycle time	t_{RC}	70		80		100		ns	6
Access time from \overline{CE}	t_{ACE}		70		80		100	ns	5,6
Access time from \overline{OE}	t_{AOE}		35		40		50	ns	5,6
Access time from address	t_{AA}		70		80		100	ns	6
RST HIGH to output valid delay	t_{RWH}		300		300		300	ns	6
\overline{OE} or \overline{CE} HIGH to output in High-Z	t_{OD}		25		30		40	ns	6
Output hold time from \overline{OE} , \overline{CE} or address change	t_{OH}	0		0		0		ns	6

READ TIMING PARAMETERS
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 5\%)$

AC CHARACTERISTICS		-6			
PARAMETER	SYM	MIN	MAX	UNITS	NOTES
Read cycle time	t_{RC}	60		ns	7
Access time from \overline{CE}	t_{ACE}		60	ns	5,7
Access time from \overline{OE}	t_{AOE}		30	ns	5,7
Access time from address	t_{AA}		60	ns	7
RST HIGH to output valid delay	t_{RWH}		300	ns	7
\overline{OE} or \overline{CE} HIGH to output in High-Z	t_{OD}		20	ns	7
Output hold time from \overline{OE} , \overline{CE} or address change	t_{OH}	0		ns	7

AC TEST CONDITION-1


Input pulse levels 0.4 to 2.4V
 Input rise and fall times <10ns
 Input timing reference level 0.8 V and 2.0 V
 Output timing reference level 0.8 V and 2.0 V
 Output load 1 TTL gate and $C_L = 100$ pF

AC TEST CONDITION-2

Input pulse levels 0.0 to 3.0V
 Input rise and fall times <10ns
 Input timing reference level 1.5 V
 Output timing reference level 1.5 V
 Output load 1 TTL gate and $C_L = 30$ pF

- NOTE:**
1. All voltages referenced to Vss.
 2. I_{CC} is dependent on cycle rates.
 3. I_{CC} is dependent on output loading. Specified values are obtained with minimum cycle time and the outputs open.
 4. Parameter is specified when device is not accessed. Actual current draw will be I_{CC9} plus read current if a read is executed while in erase suspend mode.
 5. \overline{OE} may be delayed by t_{ACE} minus t_{AOE} after \overline{CE} falls before t_{ACE} is affected.
 6. Measurements tested under AC Test Conditions-1.
 7. Measurements tested under AC Test Conditions-2.

READ CYCLE



RECOMMENDED DC WRITE/ERASE CONDITIONS(0°C ≤ T_A ≤ +70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
V _{PP} voltage during normal operation	V _{PPL}	0.0	6.5	V	
V _{PP} voltage during erase/write operation	V _{PPH}	11.4	12.6	V	
Boot block unlock voltage	V _{HH}	11.4	13.0	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +5	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-0.5	0.8	V	
INPUT LEAKAGE CURRENT: RST INPUT (11.4 ≤ RST ≤ 13.0V = V _{IH})	I _{HH}		500	μA	

SPEED-DEPENDENT WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS(0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ±10%)

AC CHARACTERISTICS		-6		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WRITE cycle time	t _{WC}	70		80		100		ns	1
WE HIGH pulse width	t _{WPH}	20		20		30		ns	1
CE HIGH pulse width	t _{CPH}	20		20		30		ns	1

SPEED-DEPENDENT WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS(0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ±5%)

AC CHARACTERISTICS		-6			
PARAMETER	SYM	MIN	MAX	UNITS	NOTES
WRITE cycle time	t _{WC}	60		ns	2
WE HIGH pulse width	t _{WPH}	10		ns	2
CE HIGH pulse width	t _{CPH}	10		ns	2

- NOTE:**
1. Measurements tested under AC Test Conditions-1.
 2. Measurements tested under AC Test Conditions-2.

WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: \overline{WE} CONTROLLED WRITES
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\% \text{ or } \pm 5\%)$

AC CHARACTERISTICS	PARAMETER	SYM	-6, -8, -10		UNITS	NOTES
			MIN	MAX		
Address setup time to \overline{WE} HIGH	t^1AS	50		ns		
Address hold time from \overline{WE} HIGH	t^1AH	10		ns		
Data setup time to \overline{WE} HIGH	t^1DS	50		ns		
Data hold time from \overline{WE} HIGH	t^1DH	0		ns		
\overline{CE} setup time to \overline{WE} LOW	t^1CS	0		ns		
\overline{CE} hold time from \overline{WE} HIGH	t^1CH	10		ns		
V_{PP} setup time to \overline{WE} HIGH	t^1VPS	100		ns	1	
\overline{WE} pulse width	t^1WP	50		ns		
\overline{RST} HIGH to \overline{WE} LOW delay	t^1RS	220		ns		
\overline{RST} V_{HH} setup time to \overline{WE} HIGH	t^1RHS	100		ns	2	
Write duration	t^1WED1	6		μs	1	
Boot-block erase duration	t^1WED2	300		ms	1	
Parameter block erase duration	t^1WED3	300		ms	1	
Main block erase duration	t^1WED4	600		ms	1	
V_{PP} hold time from Status Data valid	t^1VPH	0		ns	1	
\overline{RST} at V_{HH} hold time from Status Data valid	t^1RHH	0		ns	2	
Boot block relock delay time	t^1REL		100	ns	3	

WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: \overline{CE} CONTROLLED WRITES
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\% \text{ or } \pm 5\%)$

AC CHARACTERISTICS	PARAMETER	SYM	-6, -8, -10		UNITS	NOTES
			MIN	MAX		
Address setup time to \overline{CE} HIGH	t^1AS	50		ns		
Address hold time from \overline{CE} HIGH	t^1AH	10		ns		
Data setup time to \overline{CE} HIGH	t^1DS	50		ns		
Data hold time from \overline{CE} HIGH	t^1DH	0		ns		
\overline{WE} setup time to \overline{CE} LOW	t^1WS	0		ns		
\overline{WE} hold time from \overline{CE} HIGH	t^1WH	10		ns		
V_{PP} setup time to \overline{WE} HIGH	t^1VPS	100		ns	1	
\overline{CE} pulse width	t^1CP	50		ns		
\overline{RST} HIGH to \overline{CE} LOW delay	t^1RS	220		ns		
\overline{RST} V_{HH} setup time to \overline{CE} HIGH	t^1RHS	100		ns	2	
Write duration	t^1WED1	6		μs	1	
Boot-block erase duration	t^1WED2	300		ms	1, 2	
Parameter block erase duration	t^1WED3	300		ms	1	
Main block erase duration	t^1WED4	600		ms	1	
V_{PP} hold time from Status Data valid	t^1VPH	0		ns	1	
\overline{RST} at V_{HH} hold time from Status Data valid	t^1RHH	0		ns	2	
Boot block relock delay time	t^1REL		100	ns	2	


- NOTE:**
1. Write/erase times are measured to valid status register data (SR7=1).
 2. \overline{RST} should be held at V_{HH} until boot-block write or erase is complete.
 3. t^1REL is required to relock boot block after write or erase to boot block.

WRITE AND ERASE DURATION CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Boot/parameter block erase time		1.0	7.0	s	1
Main block erase time		2.5	14.0	s	1
Main block write time		1.0	4.0	s	1, 2



NOTE: 1. Typical values measured at $T_A = +25^\circ\text{C}$.
 2. Assumes no system overhead.

ERASE/WRITE CYCLE
WE-CONTROLLED WRITE/ERASE



DON'T CARE

ERASE/WRITE CYCLE
CE-CONTROLLED WRITE/ERASE



DON'T CARE

FLASH MEMORY

256K x 16, 512K x 8

5V/12V, BOOT BLOCK

FEATURES

- Seven erase blocks:
 - 16KB/8K-word boot block (protected)
 - Two 8KB/4K-word parameter blocks
 - Four general memory blocks
- Low power: 100µA standby; 60mA active, MAX
- 5V±10% read; 12V±5% write/erase
- Address access times: 60ns, 80ns, 100ns
- Selectable organizations: 262,144 x 16 or 524,288 x 8
- Industry-standard pinouts
- Inputs and outputs are fully TTL-compatible
- Three-state outputs
- Automated write and erase algorithm
- Byte- or word-wide write
- TSOP packaging option

OPTIONS

- Timing
 - 60ns access
 - 80ns access
 - 100ns access

MARKING

- Boot-Block Starting Address
 - Top (3FFFFH) T
 - Bottom (00000H) B
- Packages
 - Plastic SOP (600 mil) SG
 - Plastic TSOP Type 1 (14 x 20mm) VG
- Part Number Example: MT28F400SG-8T


GENERAL DESCRIPTION

The MT28F400 is a nonvolatile, electrically block-erasable (FLASH), programmable read-only memory containing 4,194,304 bits organized as 262,144 words by 16 bits or 524,288 words by 8 bits. It is fabricated with Micron's advanced CMOS floating-gate process.


The MT28F400 is organized into seven separately erasable blocks. To ensure that critical firmware is protected from accidental erasure or overwrite, the MT28F400 features a hardware-protected boot-block. Writing or erasing the boot block requires a super-voltage on the RST pin in addition to executing the normal write or erase sequences. This block may be used to store code implemented in low-level system recovery. The remaining blocks vary in density, and are written-to and erased with no additional super-voltage required.

PIN ASSIGNMENT (Top View)

44-Pin SOP (FA-1)




56-Pin TSOP Type I (FB-2)



The byte or word address is issued to read the memory array with \overline{CE} and \overline{OE} LOW and \overline{WE} HIGH. Valid data is output until the next address is issued. The BYTE pin is used to switch the data path between 8 bits wide and 16 bits wide. When \overline{BYTE} is LOW, the dual-use pin DQ15/A-1 becomes the lowest order address bit (A-1). When \overline{BYTE} is HIGH, the DQ15/A-1 pin becomes the most significant data bit (DQ15).

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTIONS

SOP PIN NUMBERS	TSOP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
43	13	\overline{WE}	Input	Write Enable: Determines if a given cycle is a write cycle. If $\overline{WE} = \text{LOW}$ when $V_{PP} < V_{PPH}$, the cycle is a write to the Command Execution Logic (CEL). If $\overline{WE} = \text{LOW}$ when $V_{PP} = V_{PPH}$, the cycle is a WRITE to one of the sectors or an ERASE CONFIRM.
12	32	\overline{CE}	Input	Chip Enable: Activates the device when LOW. When \overline{CE} is HIGH, the device is disabled and goes into standby power mode.
44	14	\overline{RST}	Input	Reset: Clears the status register, sets the Internal State Machine (ISM) to the array read mode, and places the device in standby mode when LOW. All inputs, including \overline{CE} , are "don't care," and all outputs are High-Z. Also used to unlock boot block when brought to V_{HH} (boot-block unlock voltage; 12V). Must be held HIGH during all other modes of operation.
14	34	\overline{OE}	Input	Output Enable: Enables data output buffers.
33	54	\overline{BYTE}	Input	Byte Enable: If $\overline{BYTE} = \text{HIGH}$ the upper byte is active through DQ8-DQ15. If $\overline{BYTE} = \text{LOW}$, DQ8-DQ14 are High-Z, and all data is accessed through DQ0-DQ7. DQ15/A-1 becomes the least significant address input.
11, 10, 9, 8, 7, 6, 5, 4, 42, 41, 40, 39, 38, 37, 36, 35, 34, 3	31, 27, 26, 25, 24, 23, 22, 21, 10, 9, 8, 7, 6, 5, 4, 3, 55, 20	A0-A17	Input	Address Inputs: Selects a unique, 16-bit word out of the 262,144 available. The DQ15/A-1 input becomes the lowest order address when $\overline{BYTE} = \text{LOW}$ to allow for selection of an 8-bit byte from 524,288 available.
31	52	DQ15/A-1	Input/ Output	Data I/O: MSB of data when $\overline{BYTE} = \text{HIGH}$. Address Input: LSB of address input when $\overline{BYTE} = \text{LOW}$ during read or write operation. Not used during erase or read device ID.
15, 17, 19, 21, 24, 26, 28, 30	35, 37, 39, 41, 45, 47, 49, 51	DQ0-DQ7	Input/ Output	Data I/O: Data output pins during any read operation, or data input pins during a WRITE. Used to input commands to the CEL or a command input.
16, 18, 20, 22, 25, 27, 29	36, 38, 40, 42, 46, 48, 50	DQ8-DQ14	Input/ Output	Data I/O: Data output pins during any read operation or data input pins during a WRITE when $\overline{BYTE} = \text{HIGH}$. High-Z when \overline{BYTE} is LOW.
	1, 2, 11, 12, 15, 16, 19, 28, 29, 30, 56	NC	-	No Connect: These pins may be driven or left unconnected.
2	18	DU	-	Don't Use: This pin must be left unconnected in the system.
1	17	V_{PP}	Supply	Write/Erase Supply Voltage: During a WRITE or ERASE CONFIRM, $V_{PP} = V_{PPH}$ (12V). $V_{PP} = \text{"don't care"}$ during all other operations.
23	43, 44	V_{CC}	Supply	Power Supply: +5V $\pm 10\%$
13, 32	33, 53	V_{SS}	Supply	Ground

TRUTH TABLE 1

FUNCTION	RST	CE	OE	WE	BYTE	A0	A9	VPP	DQ0-DQ7	DQ8-DQ14	DQ15/A-1
Standby	H	H	X	X	X	X	X	X	High-Z	High-Z	High-Z
RESET	L	X	X	X	X	X	X	X	High-Z	High-Z	High-Z
READING											
16-bit Read	H	L	L	H	H	X	X	X	Data-Out	Data-Out	Data-Out
8-bit Read	H	L	L	H	L	X	X	X	Data-Out	High-Z	A-1
Output Disable	H	L	H	H	X	X	X	X	High-Z	High-Z	High-Z
WRITE/ERASE ²											
ERASE SETUP	H	L	H	L	X	X	X	X	20H	X	X
ERASE CONFIRM ³	H	L	H	L	X	X	X	V _{PPH}	D0H	X	X
WRITE SETUP	H	L	H	L	X	X	X	X	10H/40H	X	X
16-bit WRITE ⁴	H	L	H	L	H	X	X	V _{PPH}	Data-In	Data-In	Data-In
8-bit WRITE ⁴	H	L	H	L	L	X	X	V _{PPH}	Data-In	High-Z	A-1
READ ARRAY	H	L	H	L	X	X	X	X	FFH	X	X
WRITE/ERASE (BOOT BLOCK) ^{2, 5}											
ERASE SETUP	H	L	H	L	X	X	X	X	20H	X	X
ERASE CONFIRM ³	V _{HH}	L	H	L	X	X	X	V _{PPH}	D0H	X	X
WRITE SETUP	H	L	H	L	X	X	X	X	10H/40H	X	X
16-bit WRITE ⁴	V _{HH}	L	H	L	H	X	X	V _{PPH}	Data-In	Data-In	Data-In
8-bit WRITE ⁴	V _{HH}	L	H	L	L	X	X	V _{PPH}	Data-In	High-Z	A-1
READ ARRAY	H	L	H	L	X	X	X	X	FFH	X	X
DEVICE IDENTIFICATION ^{6, 7}											
Manufacturer (16-bit) ⁸	H	L	L	H	H	L	V _{ID}	X	2CH	00H	-
Manufacturer (8-bit)	H	L	L	H	L	L	V _{ID}	X	2CH	High-Z	X
Device (16-bit, top boot) ⁸	H	L	L	H	H	H	V _{ID}	X	B0H	44H	-
Device (8-bit, top boot)	H	L	L	H	L	H	V _{ID}	X	B0H	High-Z	X
Device (16-bit, bottom boot) ⁸	H	L	L	H	H	H	V _{ID}	X	B1H	44H	-
Device (8-bit, bottom boot)	H	L	L	H	L	H	V _{ID}	X	B1H	High-Z	X

- NOTE:**
1. L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH}.
 2. V_{PPH} = 12V.
 3. Operation must be preceded by ERASE SETUP command.
 4. Operation must be preceded by WRITE SETUP command.
 5. V_{HH} = 12V.
 6. V_{ID} = 12V; may also be read by issuing the IDENTIFY DEVICE Command.
 7. A1-A8, A10-A17 = V_{IL}.
 8. Value reflects DQ8-DQ15.

FUNCTIONAL DESCRIPTION

The MT28F400 Flash memory incorporates a number of features to make it ideally suited for system firmware.

The memory array is segmented into individual erase blocks. Each block may be erased without affecting data stored in other blocks. These memory blocks are read, written and erased by issuing commands to the Command Execution Logic (CEL). The CEL controls the operation of the Internal State Machine (ISM) that completely controls all write, block erase, and verify operations. This state machine protects each memory location from over-erasure and optimizes each memory location for maximum data retention. In addition, the ISM greatly simplifies the control necessary for writing the device in-system or in an external programmer.

The Functional Description provides detailed information on the operation of the MT28F400, and is organized into these sections:

- Overview
- Memory Architecture
- Output (Read) Operations
- Input Operations
- Command Set
- ISM Status Register
- Command Execution
- Error Handling
- Write/Erase Cycle Endurance
- Power Usage
- Powerup

OVERVIEW

SEVEN INDEPENDENTLY ERASABLE MEMORY BLOCKS

The MT28F400 is organized into seven independently erasable memory blocks that allow portions of the memory to be erased without affecting the rest of the memory data. A special boot block is hardware-protected against inadvertent erasure or writes by a super-voltage pin. The voltage on this pin is required in addition to the 12V on the V_{PP} pin. The remaining blocks require only the 12V V_{PP} to be present in order to be changed.

HARDWARE-PROTECTED BOOT-BLOCK

This block of the memory array can be erased or written only when the RST pin is taken to V_{HH} . Designing a system so that the processor or control logic is unable to apply 12V to this pin will ensure data integrity in this memory block. This provides additional security for the core firmware

during in-system firmware updates, should an unintentional power fluctuation or system reset occur. The MT28F400 is available in two versions; the MT28F400T addresses the boot block starting from 3FFFFH, and the MT28F400B addresses the boot block starting from 00000H.

CONFIGURABLE BUS SIZE

The MT28F400T/B allows dynamic selection of an 8-bit (512K x 8) or 16-bit (256K x 16) data bus for reading and writing the memory. The \overline{BYTE} pin is used to select the bus width. When in the x16 configuration, control data is read or written only on the lower 8 bits (DQ0-DQ7).

Data written to the memory array utilize all active data pins for the selected configuration. When the x8 configuration is selected, data is written in byte form; when in the x16 configuration, data is written in the word form.

INTERNAL STATE MACHINE (ISM)

Block erase and byte/word write timing are simplified by using an ISM to control all erase and write algorithms in the memory array. The ISM ensures protection against overerasure and optimizes write margin to each cell.

During write operations the ISM automatically increments and monitors write attempts, verifies write margin on each memory cell, and updates the ISM status register. When block erase is performed the ISM automatically overwrites the entire addressed block (eliminates over-erasure), increments and monitors erase attempts, and sets bits in the ISM status register.

ISM STATUS REGISTER

The ISM status register allows an external processor to monitor the status of the ISM during write and erase operations. Two bits of the 8-bit status register are set and cleared entirely by the ISM. These bits indicate whether the ISM is busy with an erase or write task, and when an erase has been suspended. Additional error information is set in the other three bits: valid programming voltage, write error, and erase error.

COMMAND EXECUTION LOGIC (CEL)

The CEL receives and interprets commands to the device. These commands control the operation of the ISM and the read path (i.e. memory array, ID register, or status register). Commands may be issued to the CEL while the ISM is active. However, there are restrictions on what commands are allowed in this condition. See the Command Execution section for more detail.

MEMORY ARCHITECTURE

The MT28F400 memory array architecture is designed to allow sections to be erased without disturbing the rest of the array. The array is divided into seven addressable "blocks" that are of varying size and independently erasable. By erasing in blocks, rather than the entire array, the total device endurance is enhanced, as is system flexibility. Only the erase function is block oriented. All read and write operations are done on a random word- or byte-basis.

The boot block is protected from unintentional erase or write with a hardware protection circuit that requires a super-voltage be applied before erasure is commenced. The boot block is intended for the core firmware required for basic system functionality. The remaining six blocks do not require this super-voltage before being written or erased.

BOOT BLOCK

The hardware-protected boot-block provides extra security for the most sensitive portions of the firmware. This 16KB block may only be erased or written when the RST pin is at the specified boot block unlock voltage (V_{HH}) of 12V. When performing erase or write cycles to this block, RST must be held at the unlock voltage (V_{HH}) until the erase

or write is completed. As for any erase or write operations, the VPP pin must be at V_{PPH} when writing to the boot block.


The MT28F400 is available in two configurations, top or bottom boot-block. The MT28F400T top boot-block version supports processors of the x86 variety. The MT28F400B bottom boot-block version is intended for 680X0 and RISC applications. Figure 1 illustrates the memory address maps associated with these two versions.

PARAMETER BLOCKS


The two 8KB parameter blocks are used for storage of less sensitive and more frequently changing system parameters and also may include configuration or diagnostic coding. These blocks are enabled for erasure when the VPP pin is at V_{PPH}. No super-voltage unlock is required.

GENERAL MEMORY BLOCKS

The four remaining blocks are general memory blocks and do not require a super-voltage on RST to be erased or written. These blocks are intended for code storage, or ROM-resident applications or operating systems that require in-system update capability.



Bottom Boot - MT28F400xx-xxB



Top Boot - MT28F400xx-xxT

Figure 1
MEMORY ADDRESS MAPS

OUTPUT (READ) OPERATIONS

The MT28F400 features three different types of reads. Depending on the current mode of the device, a read operation will produce data from the memory array, status register, or device identification register. In each of these three cases, the \overline{WE} , \overline{CE} , and \overline{OE} inputs are controlled in a similar manner to perform a read. However, several differences exist, and are described in the following section. Moving between modes to perform a specific read will be covered in the Command Execution section.

MEMORY ARRAY

To read the memory array, \overline{WE} must be HIGH, and \overline{OE} and \overline{CE} must be LOW. Valid data will be output on the DQ pins once these conditions have been met and a valid address is given. Valid data will remain on the DQ pins until the address changes, or \overline{OE} or \overline{CE} go HIGH, whichever occurs first. The DQ pins will continue to output new data after each address transition, as long as \overline{OE} and \overline{CE} remain LOW.

The MT28F400 features dynamically sizable bus widths. When configured as 256K x 16 (\overline{BYTE} is HIGH), data will be output on DQ0-DQ15. To configure the memory array as a 512K x 8, \overline{BYTE} must be LOW. DQ8 - DQ14 are now "High-Z," and all data is output on DQ0-DQ7. The DQ15/A-1 pin now becomes the lowest order address input, so that 512,288 locations can be read.

After powerup or RESET, the device will automatically be in the array read mode. All commands and their operations are covered in the Command Set and Command Execution sections.

STATUS REGISTER

Performing a read of the status register requires the same input sequencing as when reading the array, except that the address inputs are "don't care." The status register contents are always output on DQ0-DQ7, regardless of the condition of \overline{BYTE} . DQ8-DQ15 are LOW when \overline{BYTE} is HIGH, and DQ8-DQ14 are High-Z when \overline{BYTE} is LOW. Data from the status register is latched on the falling edge of \overline{OE} or \overline{CE} , whichever occurs last. If the contents of the status register change during a read of the status register, either \overline{OE} or \overline{CE} may be toggled while the other is held LOW to update the output.

Following a write or erase, the device automatically enters the status register read mode. In addition, a read during a write or erase will produce the status register contents on DQ0-DQ7. When in the erase suspend mode, a read operation will produce the status register contents until another command is issued. While in certain other modes, READ STATUS REGISTER may be given to return to the status register read mode. All commands and their

operations are covered in the Command Set and Command Execution sections.

IDENTIFICATION REGISTER

A read of the two 8-bit device identification registers requires the same input sequencing as when reading the array. \overline{WE} must be HIGH, and \overline{OE} and \overline{CE} must be LOW. However, ID register data is output only on DQ0-DQ7, regardless of the condition of \overline{BYTE} . A0 is used to decode between the two bytes of the device ID register; all other address inputs are "don't care." When A0 is LOW, the manufacturer ID is output, and when A0 is HIGH, the device ID is output. DQ8-DQ15 are "High-Z" when \overline{BYTE} is LOW. When \overline{BYTE} is HIGH, DQ8-DQ15 is 00H when the manufacturer ID is read, and 44H when the device is read.

To get to the identification register read mode, READ IDENTIFICATION may be issued while in certain other modes. In addition, the identification register read mode can be reached by applying a super-voltage (V_{ID}) to the A9 pin. Using this method, the ID register can be read while in any mode. Once A9 is returned to V_{IL} or V_{IH} , the device will return to the previous mode.

INPUT OPERATIONS

The DQ pins are used to either input data to the array or input a command to the CEL. A command input issues an 8-bit command to the CEL. Commands may be issued to control operation of the part. A WRITE is used to input data to the memory array. The following section describes both types of inputs. More information describing how to use the two types of inputs to write the device is provided in the Command Execution section.

COMMANDS

To perform a command input, \overline{OE} must be HIGH, and \overline{CE} and \overline{WE} must be LOW. A0-A17 are not used for command inputs, except during an ERASE CONFIRM (described in a later section). The 8-bit command is input on DQ0-DQ7, while DQ8-DQ15 are "don't care." The command is latched on the rising edge of \overline{CE} (\overline{CE} controlled) or \overline{WE} (\overline{WE} controlled), whichever occurs first. The condition of \overline{BYTE} has no effect on a command input.

MEMORY ARRAY

A write to the memory array sets the desired bits to logic 0's, but cannot change a given bit to a logic 1 from a logic 0. Setting any bits to a logic 1 requires that the entire block be erased. To perform a WRITE, \overline{OE} must be HIGH, \overline{CE} and \overline{WE} must be LOW, and V_{PP} must be set to V_{PPH} . Writing to

the boot block also requires that the $\overline{\text{RST}}$ pin be at V_{HH} . A0-A17 provide the address to be written, while the data to be written to the array is input on the DQ pins. The data and addresses are latched on the rising edge of $\overline{\text{CE}}$ ($\overline{\text{CE}}$ -controlled) or $\overline{\text{WE}}$ ($\overline{\text{WE}}$ -controlled), whichever occurs first. A WRITE must be preceded by a WRITE SETUP command. Detail on how to input data to the array will be covered in the Write Sequence section.

Dynamic bus sizing applies to writes as it does for reads. When $\overline{\text{BYTE}}$ is LOW (BYTE mode), data is input on DQ0-DQ7, DQ8-DQ14 are "High-Z," and DQ15 becomes the

lowest order address input. To WRITE in x16 (WORD) mode, $\overline{\text{BYTE}}$ is HIGH, and data is input on DQ0-DQ15.

COMMAND SET

To simplify writing of the memory blocks, the MT28F400 incorporates an ISM that controls all internal algorithms for the write and erase cycles. An 8-bit command set is used to control the device. Detail on how to sequence commands is provided in the Command Execution section. Table 1 lists the valid commands.

Table 1
COMMAND SET

COMMAND	HEX CODE	DESCRIPTION
RESERVED	00H	This command and all unlisted commands are invalid, and should not be called. These commands are reserved to allow for future feature enhancements.
READ ARRAY	FFH	Must be issued after any other command cycle before the array can be read. It is not necessary to issue this command after powerup or reset.
IDENTIFY DEVICE	90H	Allows the device and manufacturer ID to be read. A0 is used to decode between the manufacturer ID (A0=LOW) and device ID (A0=HIGH).
READ STATUS REGISTER	70H	Allows the status register to be read. Please refer to Table 2 for more information on the status register bits.
CLEAR STATUS REGISTER	50H	Clears status register bits 3 through 5, which cannot be cleared by the ISM.
ERASE SETUP	20H	The first command given in the two cycle erase sequence. The erase will not be completed unless followed by ERASE CONFIRM.
ERASE CONFIRM/RESUME	D0H	The second command given in the two cycle erase sequence. Must follow an ERASE SETUP command to be valid. Also used during an ERASE SUSPEND to resume the erase.
WRITE SETUP	40H or 10H	The first command given in the two cycle write sequence. The write data and address are given in the following cycle to complete the write.
ERASE SUSPEND	B0H	Halts the erase and puts device into the erase suspend mode. When in this mode only READ STATUS REGISTER, READ ARRAY, and ERASE RESUME commands may be executed.

ISM STATUS REGISTER

The 8-bit ISM status register (see Table 2) is polled to check for write or erase completion or any related errors. During or following a write, erase, or erase suspend, a read operation will output the status register contents on DQ0 - DQ7 without prior command. While reading the status register contents, the outputs will not be updated if there is a change in the ISM status unless \overline{OE} or \overline{CE} is toggled. If the device is not in the write, erase, erase suspend, or status register read mode, READ STATUS REGISTER (70H) can be issued to view the status register contents.

All of the defined bits are set by the ISM, but only the ISM and erase suspend status bits are reset by the ISM. The

erase, write, and V_{PP} status bits must be cleared using CLEAR STATUS REGISTER. If the V_{PP} status bit (SR3) is set, the CEL will not allow further write or erase operations until the status register is cleared. This allows the user to choose when to poll and clear the status register. For example, the host system may perform multiple byte write operations before checking the status register, instead of checking after each individual write. Asserting the \overline{RST} signal or powering down the device are other methods to clear the status register.

Table 2
STATUS REGISTER

STATUS BIT #	STATUS REGISTER BIT	DESCRIPTION
SR7	ISM STATUS 1 = Ready 0 = Busy	The ISMS bit displays the active status of the state machine when performing write or block erase. The controlling logic polls this bit to determine when the erase and write status bits are valid.
SR6	ERASE SUSPEND STATUS 1 = Erase Suspended 0 = Erase in Progress/Completed	Issuing an ERASE SUSPEND places the ISM in the suspend mode and sets this and the ISMS bit to "1." The ESS bit will remain "1" until an ERASE RESUME is issued.
SR5	ERASE STATUS 1 = Block erase error 0 = Successful block erase	ES is set to "1" after the maximum amount of erase cycles are executed by the ISM without a successful verify. ES is only cleared by a CLEAR STATUS REGISTER command or after a RESET.
SR4	WRITE STATUS 1 = Write (word/byte) error 0 = Successful word/byte write	WS is set to "1" after the maximum amount of write cycles are executed by the ISM without a successful verify. WS is only cleared by a CLEAR STATUS REGISTER command or after a RESET.
SR3	V_{PP} STATUS 1 = No V_{PP} voltage detected 0 = V_{PP} present	V_{PPS} detects the presence of a V_{PP} voltage. It does not monitor V_{PP} continuously nor does it indicate a valid V_{PP} voltage. The V_{PP} pin is sampled for 12V after WRITE or ERASE CONFIRM is given. Must be cleared by CLEAR STATUS REGISTER or after a RESET.
SR0-2	RESERVED	Reserved for future use

COMMAND EXECUTION

Commands are issued to bring the device into different operational modes. Each mode has specific operations that can be performed while in that mode. Several modes require a sequence of commands to be written before they are reached. The following section describes the properties of each mode and Table 3 lists all command sequences required to perform the desired operation.

READ ARRAY

The array read mode is the initial state of the device upon powerup, and is also entered after a RESET. If the device is in any other mode, READ ARRAY (FFH) must be given to return to the array read mode. Unlike the WRITE SETUP command (40H), READ ARRAY does not need to be given before each individual read access.

IDENTIFY DEVICE

The 8-bit device identification may be read using one of two methods. IDENTIFY DEVICE (90H) may be written to the CEL to enter the identify device mode. While in this mode, any read will produce the device identification when A0 is HIGH and manufacturer identification when

A0 is LOW. The device will remain in this mode until another command is given.

WRITE SEQUENCE

Two consecutive cycles are needed to input data to the array. WRITE SETUP (40H or 10H) is given in the first cycle. The next cycle is the WRITE, during which the write address and data are issued, and V_{PP} brought to V_{PPH}. Writing to the boot block also requires that the $\overline{\text{RST}}$ pin be brought to V_{HH} at the same time V_{PP} is brought to V_{PPH}. The ISM will now begin to write the word or byte. The desired bits within the word will be set to logic 0. V_{PP} must be held at V_{PPH} until the write is completed (SR7 = 1). When writing to the boot block, $\overline{\text{RST}}$ must be held at V_{HH} until the ISM status bit (SR7) is set.

While the ISM executes the write, the ISM status bit (SR7) will be at 0, and the device will not respond to any commands. However, any read operation will produce the status register contents on DQ0-DQ7. When the ISM status bit (SR7) is set, the write has been completed, and the device will go into the status register read mode until another command is given.

Table 3
COMMAND SEQUENCES

COMMANDS	BUS CYCLES REQ'D	1ST CYCLE			2ND CYCLE			NOTES
		OPERATION	ADDRESS	DATA	OPERATION	ADDRESS	DATA	
READ ARRAY	1	Write	X	FFH				1
IDENTIFY DEVICE	3	Write	X	90H	Read	IA	ID	2, 3
READ STATUS REGISTER	2	Write	X	70H	Read	X	SRD	4
CLEAR STATUS REGISTER	1	Write	X	50H				
ERASE SETUP/CONFIRM	2	Write	X	20H	Write	BA	D0H	5
ERASE SUSPEND/RESUME	2	Write	X	B0H	Write	X	D0H	
WRITE SETUP/WRITE	2	Write	X	40H	Write	WA	WD	6
ALTERNATE WORD /BYTE WRITE	2	Write	X	10H	Write	WA	WD	6

- NOTE:**
1. Must follow WRITE or ERASE CONFIRM commands to the CEL in order to enable flash array read cycles.
 2. IA = Identify address; 00H for manufacturer ID, 01H for device ID.
 3. ID = Identify data.
 4. SRD = Status Register Data.
 5. BA = Block address.
 6. WA = Address to be written, WD = Data to be written to WA.

After the ISM has initiated the write, it cannot be aborted except by a RESET or by powering-down the part. Doing either during a write will corrupt the data being written. If only the WRITE SETUP command has been given, the write may be nullified by performing a null WRITE. To execute a null WRITE, FFH must be written when BYTE is HIGH. Once the ISM status bit (SR7) has been set, the device will be in the status register read mode until another command is issued.

ERASE SEQUENCE

Executing an erase sequence will set all bits within a block to logic 1. The command sequence necessary to execute an erase is similar to that of a write. To provide added security against accidental block erasure, two consecutive command cycles are required to initiate an erase of a block. In the first cycle, addresses are "don't care," and ERASE SETUP (20H) is given. In the second cycle, V_{PP} must be brought to V_{PPH}, an address within the block to be erased is issued, and ERASE CONFIRM (D0H) is given. If ERASE CONFIRM is not given, the ISM and erase status bits (SR7 and SR5) will be set, and the device will return to the array read mode.

At this time, the ISM will start the erase of the block. Any read operation will output the status register contents on DQ0-DQ7. V_{PP} must be held at V_{PPH} until the erase is completed (SR7 = 1). Once the erase is completed, the device will be in the status register read mode until another

command is issued. Erasing to the boot block also requires that the $\overline{\text{RST}}$ pin be set to V_{HH} at the same time V_{PP} is set to V_{PPH}.

ERASE SUSPENSION

The only command that may be issued while an erase is in progress is ERASE SUSPEND. This command allows other commands to be executed while pausing the erase in progress. Once the device has reached the erase suspend mode, the erase suspend status bit (SR6) will be set. The device may now be given a READ ARRAY, ERASE RESUME, or READ STATUS REGISTER command. After READ ARRAY has been issued, any location not within the block being erased may be read. If ERASE RESUME is issued before SR6 has been set, the device will immediately proceed with the erase in progress. During the suspend mode V_{PP} must be held at V_{PPH}.

ERROR HANDLING

After the ISM status bit (SR7) has been set, the V_{PP} (SR3), write (SR4), and erase (SR5) status bits may be checked. If one or a combination of these three bits has been set, then an error has occurred. The ISM cannot reset these three bits. To clear these bits, CLEAR STATUS REGISTER (50H) must be given. If the V_{PP} status bit (SR3) is set, further write or erase operations cannot resume until the status register is cleared. Table 4 lists the combination of errors.

Table 4
STATUS REGISTER ERROR DECODE¹

STATUS BITS			ERROR DESCRIPTION
SR5	SR4	SR3	
0	0	0	No errors
0	0	1	V _{PP} voltage error
0	1	0	Write error
0	1	1	Write error, V _{PP} voltage not valid at time of WRITE
1	0	0	Erase error
1	0	1	Erase error, V _{PP} voltage not valid at time of ERASE CONFIRM
1	1	0	Command sequencing error
1	1	1	Command sequencing error, programming voltage error

NOTE: 1. SR3 - SR5 must be cleared using CLEAR STATUS REGISTER.

WRITE/ERASE CYCLE ENDURANCE

The MT28F400 is designed and fabricated to meet advanced firmware storage requirements. To ensure this level of reliability, V_{PP} must be at $12V \pm 5\%$ during write or erase cycles. Operation outside these limits may reduce the number of erase cycles that can be performed on the device. For further information on write and erase cycle endurance, refer to the Micron *Flash Reliability Monitor*.

POWER USAGE


The MT28F400 offers several power saving features that may be utilized in the array read mode to conserve power. With \overline{CE} LOW, the device will enter idle current mode when not being accessed. In this mode, the maximum I_{CC} current is 3mA. When \overline{CE} is HIGH, the device will enter standby mode. In this mode, maximum I_{CC} current is

100 μ A. If \overline{CE} is brought HIGH during an erase or write, the ISM will continue to operate, and the device will consume the respective active power until the write or erase is completed.


POWERUP

During a powerup, it is not necessary to sequence V_{CC} and V_{PP} . The likelihood of unwanted write or erase operations is minimized, since two consecutive cycles are required to execute either operation. However, \overline{CE} or \overline{WE} may be held HIGH, or \overline{RST} can be held LOW during powerup for additional protection against unwanted write or erase operations. After a powerup or RESET, the status register is reset, and the device will enter the array read mode.

SELF-TIMED WRITE SEQUENCE
(Word or Byte Write)¹




COMPLETE WRITE STATUS-CHECK
SEQUENCE




- NOTE:**
1. Sequence may be repeated for multiple byte or word writes.
 2. Complete status check is not required. However, if SR3 = 1, further writes are inhibited until the status register is cleared.
 3. Device will be in status register read mode. To return to the array read mode, the FFH command must be issued.
 4. If SR3 is set during a write or block erase attempt, CLEAR STATUS REGISTER must be issued before further write or erase operations are allowed by the CEL.
 5. Status register bits 3 - 5 must be cleared using CLEAR STATUS REGISTER.

SELF-TIMED BLOCK ERASE SEQUENCE¹




COMPLETE BLOCK ERASE STATUS-CHECK SEQUENCE



- NOTE:**
1. Sequence may be repeated to erase multiple blocks.
 2. Complete status check is not required. However, if SR3 = 1, further erases are inhibited until the status register is cleared.
 3. To return to the array read mode, the FFH command must be issued.
 4. Refer to the ERASE SUSPEND flowchart for more information.
 5. If SR3 is set during a write or block erase attempt, CLEAR STATUS REGISTER must be issued before further write or erase operations are allowed by the CEL.
 6. Status register bits 3 - 5 must be cleared using CLEAR STATUS REGISTER.

ERASE SUSPEND/RESUME SEQUENCE



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	-0.5V to +7V
Input Voltage Relative to Vss	-0.5V to +7V**
Vpp Voltage Relative to Vss	-0.5V to +12.6V†
RST/Pin A9 Voltage Relative to Vss.....	-0.5V to +13.5V**; †
Operating Temperature, TA (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +125°C
Power Dissipation	1W

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Input and I/O pins may transition to -2.0V for < 20ns and Vcc +2.0V for < 20ns.

†Voltage may pulse to 14.0V ≤ 20ns.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ TA ≤ +70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	VIH	2.0	Vcc+0.5	V	1
Input Low (Logic 0) Voltage, all inputs	UIL	-0.5	0.8	V	1
Device Identification Voltage, A9	VID	11.4	13.0	V	1

DC OPERATING CHARACTERISTICS

(0°C ≤ TA ≤ +70°C; Vcc = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OUTPUT VOLTAGE LEVELS	VOH	2.4		V	1
Output High Voltage (IOH = - 2.5 mA)					
Output Low Voltage (IOL = 5.8 mA)	VOL		0.45	V	
INPUT LEAKAGE CURRENT	IL	-1	1	µA	
Any input (0V ≤ VIN ≤ Vcc); all other pins not under test = 0V					
INPUT LEAKAGE CURRENT: A9 INPUT	IID		500	µA	
(11.5V ≤ A9 ≤ 13.0 = VID)					
OUTPUT LEAKAGE CURRENT	Ioz	-10	10	µA	
(Dout is disabled; 0V ≤ Vout ≤ Vcc)					

CAPACITANCE

(TA = 25°C; Vcc = 5V ±10%; f = 1 MHz)

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	CI	8	pF	
Output Capacitance	CO	12	pF	

NOTE: 1. All voltages referenced to Vss.

READ AND STANDBY CURRENT DRAIN
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\%)$

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
READ CURRENT: WORD-WIDE, TTL INPUT LEVELS ($\overline{\text{CE}} = V_{IL}$; $f = 10\text{ MHz}$; Other inputs = V_{IL} or V_{IH}); $\overline{\text{RST}} = V_{IH}$	Icc1	60	mA	2, 3
READ CURRENT: WORD-WIDE, CMOS INPUT LEVELS ($\overline{\text{CE}} \leq 0.2\text{V}$; $f = 10\text{ MHz}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC}-0.2\text{V}$); $\overline{\text{RST}} = V_{IH}$	Icc2	55	mA	2, 3
READ CURRENT: BYTE-WIDE, TTL INPUT LEVELS ($\overline{\text{CE}} = V_{IL}$; $f = 10\text{ MHz}$; Other inputs = V_{IL} or V_{IH}); $\overline{\text{RST}} = V_{IH}$	Icc3	60	mA	2, 3
READ CURRENT: BYTE-WIDE, CMOS INPUT LEVELS ($\overline{\text{CE}} \leq 0.2\text{V}$; $f = 10\text{ MHz}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC}-0.2\text{V}$); $\overline{\text{RST}} = V_{IH}$	Icc4	55	mA	2, 3
READ CURRENT: V_{PP} SUPPLY ($V_{PP} > V_{CC}$)	Ipp1	200	μA	
STANDBY CURRENT: TTL INPUT LEVELS V_{CC} power supply standby current ($\overline{\text{CE}} = \overline{\text{RST}} = V_{IH}$, or $\overline{\text{RST}} = V_{IL}$; other inputs = V_{IL} or V_{IH})	Icc5	1.5	mA	
STANDBY CURRENT: CMOS INPUT LEVELS V_{CC} power supply standby current ($\overline{\text{CE}} = \overline{\text{RST}} = V_{CC} - 0.2\text{V}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC}-0.2\text{V}$)	Icc6	100	μA	
STANDBY CURRENT: V_{PP} SUPPLY ($V_{PP} \leq V_{CC}$)	Ipp2	± 15	μA	
IDLE CURRENT: TTL INPUT LEVELS ($\overline{\text{CE}} = V_{IL}$; $f = 0\text{ Hz}$; Other inputs = V_{IL} or V_{IH} ; $\overline{\text{RST}} = V_{IH}$; array read mode)	Icc7	3	mA	
IDLE CURRENT: CMOS INPUT LEVELS ($\overline{\text{CE}} \leq 0.2\text{V}$; $f = 0\text{ Hz}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC}-0.2\text{V}$; $\overline{\text{RST}} = V_{IH}$; READ ARRAY)	Icc8	3	mA	

WRITE/ERASE CURRENT DRAIN
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\%)$

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
WORD-WRITE CURRENT: V_{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	Icc9	65	mA	
WORD-WRITE CURRENT: V_{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	Ipp3	40	mA	
BYTE-WRITE CURRENT: V_{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	Icc10	65	mA	
BYTE-WRITE CURRENT: V_{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	Ipp4	30	mA	
ERASE CURRENT: V_{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	Icc11	30	mA	
ERASE CURRENT: V_{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	Ipp5	30	mA	
ERASE SUSPEND CURRENT: V_{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$; erase suspended)	Icc12	10	mA	4
ERASE SUSPEND CURRENT: V_{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$; erase suspended)	Ipp6	200	μA	



NEW

5/12 VOLT FLASH MEMORY

READ TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ±10%)

AC CHARACTERISTICS		-6		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Read cycle time	^t RC	70		80		100		ns	6
Access time from \overline{CE}	^t ACE		70		80		100	ns	5,6
Access time from \overline{OE}	^t AOE		35		40		50	ns	5,6
Access time from address	^t AA		70		80		100	ns	6
\overline{RST} HIGH to output valid delay	^t RWH		300		300		300	ns	6
\overline{OE} or \overline{CE} HIGH to output in High-Z	^t OD		25		30		40	ns	6
Output hold time from \overline{OE} , \overline{CE} or address change	^t OH	0		0		0		ns	6

READ TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ±5%)

AC CHARACTERISTICS		-6			
PARAMETER	SYM	MIN	MAX	UNITS	NOTES
Read cycle time	^t RC	60		ns	7
Access time from \overline{CE}	^t ACE		60	ns	5,7
Access time from \overline{OE}	^t AOE		30	ns	5,7
Access time from address	^t AA		60	ns	7
\overline{RST} HIGH to output valid delay	^t RWH		300	ns	7
\overline{OE} or \overline{CE} HIGH to output in High-Z	^t OD		20	ns	7
Output hold time from \overline{OE} , \overline{CE} or address change	^t OH	0		ns	7

AC TEST CONDITION-1


Input pulse levels	0.4 to 2.4V
Input rise and fall times	<10ns
Input timing reference level	0.8 V and 2.0 V
Output timing reference level	0.8 V and 2.0 V
Output load	1 TTL gate and C _L = 100 pF

AC TEST CONDITION-2



Input pulse levels	0.0 to 3.0V
Input rise and fall times	<10ns
Input timing reference level	1.5 V
Output timing reference level	1.5 V
Output load	1 TTL gate and C _L = 30 pF

- NOTE:**
1. All voltages referenced to V_{SS}.
 2. I_{CC} is dependent on cycle rates.
 3. I_{CC} is dependent on output loading. Specified values are obtained with minimum cycle time and the outputs open.
 4. Parameter is specified when device is not accessed. Actual current draw will be I_{CC12} plus read current if a read is executed while in erase suspend mode.
 5. \overline{OE} may be delayed by ^tACE minus ^tAOE after \overline{CE} falls before ^tACE is affected.
 6. Measurements tested under AC Test Conditions-1.
 7. Measurements tested under AC pTest Conditions-2.

WORD-WIDE READ CYCLE 1



BYTE-WIDE READ CYCLE 2



NOTE: 1. $\overline{\text{BYTE}} = \text{HIGH}$
 2. $\overline{\text{BYTE}} = \text{LOW}$

RECOMMENDED DC WRITE/ERASE CONDITIONS(0°C ≤ T_A ≤ +70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
V _{PP} voltage during normal operation	V _{PPL}	0.0	6.5	V	
V _{PP} voltage during erase/write operation	V _{PPH}	11.4	12.6	V	
Boot block unlock voltage	V _{HH}	11.4	13.0	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +5	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-0.5	0.8	V	
INPUT LEAKAGE CURRENT: $\overline{\text{RST}}$ INPUT (11.4 ≤ $\overline{\text{RST}}$ ≤ 13.0V = V _{HH})	I _{HH}		500	μA	

SPEED-DEPENDENT WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS(0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ±10%)

AC CHARACTERISTICS		-6		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WRITE cycle time	t _{WC}	70		80		100		ns	1
$\overline{\text{WE}}$ HIGH pulse width	t _{WPH}	20		20		30		ns	1
$\overline{\text{CE}}$ HIGH pulse width	t _{CPH}	20		20		30		ns	1

SPEED-DEPENDENT WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS(0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ±5%)

AC CHARACTERISTICS		-6			
PARAMETER	SYM	MIN	MAX	UNITS	NOTES
WRITE cycle time	t _{WC}	60		ns	2
$\overline{\text{WE}}$ HIGH pulse width	t _{WPH}	10		ns	2
$\overline{\text{CE}}$ HIGH pulse width	t _{CPH}	10		ns	2

- NOTE:**
1. Measurements tested under AC Test Conditions-1.
 2. Measurements tested under AC Test Conditions-2.

WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: \overline{WE} CONTROLLED WRITES
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\% \text{ or } \pm 5\%)$

AC CHARACTERISTICS	PARAMETER	SYM	-6, -8, -10		UNITS	NOTES
			MIN	MAX		
Address setup time to \overline{WE} HIGH	t_{AS}	50		ns		
Address hold time from \overline{WE} HIGH	t_{AH}	10		ns		
Data setup time to \overline{WE} HIGH	t_{DS}	50		ns		
Data hold time from \overline{WE} HIGH	t_{DH}	0		ns		
\overline{CE} setup time to \overline{WE} LOW	t_{CS}	0		ns		
\overline{CE} hold time from \overline{WE} HIGH	t_{CH}	10		ns		
V_{PP} setup time to \overline{WE} HIGH	t_{VPS}	100		ns	1	
\overline{WE} pulse width	t_{WP}	50		ns		
\overline{RST} HIGH to \overline{WE} LOW delay	t_{RS}	220		ns		
\overline{RST} V_{HH} setup time to \overline{WE} HIGH	t_{RHS}	100		ns	2	
Write duration (word or byte write)	t_{WED1}	6		μs	1	
Boot-block erase duration	t_{WED2}	300		ms	1	
Parameter block erase duration	t_{WED3}	300		ms	1	
Main block erase duration	t_{WED4}	600		ms	1	
V_{PP} hold time from Status Data valid	t_{VPH}	0		ns	1	
\overline{RST} at V_{HH} hold time from Status Data valid	t_{RHH}	0		ns	2	
Boot block relock delay time	t_{REL}		100	ns	3	

WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: \overline{CE} CONTROLLED WRITES
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\% \text{ or } \pm 5\%)$

AC CHARACTERISTICS	PARAMETER	SYM	-6, -8, -10		UNITS	NOTES
			MIN	MAX		
Address setup time to \overline{CE} HIGH	t_{AS}	50		ns		
Address hold time from \overline{CE} HIGH	t_{AH}	10		ns		
Data setup time to \overline{CE} HIGH	t_{DS}	50		ns		
Data hold time from \overline{CE} HIGH	t_{DH}	0		ns		
\overline{WE} setup time to \overline{CE} LOW	t_{WS}	0		ns		
\overline{WE} hold time from \overline{CE} HIGH	t_{WH}	10		ns		
V_{PP} setup time to \overline{WE} HIGH	t_{VPS}	100		ns	1	
\overline{CE} pulse width	t_{CP}	50		ns		
\overline{RST} HIGH to \overline{CE} LOW delay	t_{RS}	220		ns		
\overline{RST} V_{HH} setup time to \overline{CE} HIGH	t_{RHS}	100		ns	2	
Write duration (word or byte write)	t_{WED1}	6		μs	1	
Boot-block erase duration	t_{WED2}	300		ms	1, 2	
Parameter block erase duration	t_{WED3}	300		ms	1	
Main block erase duration	t_{WED4}	600		ms	1	
V_{PP} hold time from Status Data valid	t_{VPH}	0		ns	1	
\overline{RST} at V_{HH} hold time from Status Data valid	t_{RHH}	0		ns	2	
Boot block relock delay time	t_{REL}		100	ns	2	



- NOTE:**
1. Write/erase times are measured to valid status register data (SR7=1).
 2. \overline{RST} should be held at V_{HH} until boot-block write or erase is complete.
 3. t_{REL} is required to relock boot block after write or erase to boot block.

WORD/BYTE WRITE AND ERASE DURATION CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Boot/parameter block erase time		1.0	7.0	s	1
Main block erase time		2.5	14.0	s	1
Main block byte write time		1.0	4.0	s	1, 2
Main block word write time		0.5	2.0	s	1, 2

NOTE: 1. Typical values measured at $T_A = +25^\circ\text{C}$.
 2. Assumes no system overhead.


ERASE/WRITE CYCLE
 \overline{WE} -CONTROLLED WRITE/ERASE



DON'T CARE

NOTE: 1. If \overline{BYTE} is LOW, DATA and COMMAND are 8-bit. If \overline{BYTE} is HIGH, DATA is 16-bit and COMMAND is 8-bit.

ERASE/WRITE CYCLE
 \overline{CE} -CONTROLLED WRITE/ERASE



DON'T CARE

NOTE: 1. If \overline{BYTE} is LOW, DATA and COMMAND are 8-bit. If \overline{BYTE} is HIGH, DATA is 16-bit and COMMAND is 8-bit.

FLASH MEMORY

1 MEG x 8

5V/12V, SYMMETRIC BLOCK

FEATURES

- Sixteen 64KB erase blocks
- Low power: 100µA standby; 50mA active, MAX
- 5V±10% read; 12V±5% write/erase
- Address access times: 80ns, 90ns, 100ns
- Industry-standard pinouts
- READY/BUSY (R/B) output and status register write/erase polling
- High-performance CMOS floating-gate process
- Inputs and outputs are fully TTL-compatible
- Three-state outputs
- Automated write and erase algorithm
- TSOP Packaging option

OPTIONS

- Timing
- 80ns access
- 90ns access
- 100ns access

MARKING

- 8
- 9
- 10

Packages

- Plastic SOP (600 mil) SG
- Plastic TSOP Type 1 (10 x 20mm) VG

- Part Number Example: MT28F008VG-8

GENERAL DESCRIPTION

The MT28F008 is a nonvolatile, electrically block-erasable (FLASH), programmable read-only memory containing 8,388,608 bits organized as 1,048,576 words by 8 bits. It is fabricated with Micron's advanced CMOS floating-gate process.


The MT28F008 is organized into 16 separately erasable 64KB blocks. Data is read and written on a random access basis, and erased in blocks. To write or erase the device, a super-voltage must be applied to the VPP pin. This provides the necessary voltage and current required to write or erase the cells, and provides additional security against accidental erasure or overwrite. The internal state machine executes all write and erase algorithms to the memory array.

In addition to status register polling, the MT28F008 provides a READY/BUSY (R/B) output to indicate write and erase completion. Operations are executed by issuing commands from an industry standard command set.


To read the array, the byte address is issued with \overline{CE} and \overline{OE} LOW and WE HIGH. Valid data is output until the next address is issued or until \overline{CE} or \overline{OE} go HIGH.

PIN ASSIGNMENT (Top View)

44-Pin SOP (FA-1)



40-Pin TSOP Type 1 (FB-1)





MT28F008
1 MEG x 8 FLASH MEMORY

NEW
5/12 VOLT FLASH MEMORY

5/12 VOLT FLASH MEMORY	1
3.3/12 VOLT FLASH MEMORY	2
PACKAGE INFORMATION	3
SALES INFORMATION	4

3.3/12 VOLT FLASH MEMORY PRODUCT SELECTION GUIDE

Memory Configuration	Features/Options	Part Number	Access Time (ns)	Typical Power Dissipation		Package/Number of Pins		Page
				Standby	Active	SOP	TSOP	
256K x 8	BB, AUTO	MT28LF002	90, 100, 120	120 μ A	30mA	-	40	2-1
128K x 16/ 256K x 8	BB, AUTO	MT28LF200	90, 100, 120	120 μ A	30mA	44	56	2-3
512K x 8	BB, AUTO	MT28LF004	90, 100, 120	120 μ A	30mA	-	40	2-5
256K x 16/ 512K x 8	BB, AUTO	MT28LF400	90, 100, 120	120 μ A	30mA	44	56	2-7
1 Meg x 8	SB, AUTO, DPD	MT28LF008	100, 150	120 μ A	30mA	44	40	2-31

BB = Boot Block, AUTO = Automated W/E Algorithm, SB = Symmetric Block, DPD = Deep Power Down

FLASH MEMORY

256K x 8

3.3V/12V, BOOT BLOCK

FEATURES

- Five erase blocks:
 - 16KB boot block (protected)
 - Two 8KB parameter blocks
 - One 96KB memory block
 - One 128KB memory block
- Low power: 120µA standby; 30mA active, MAX
- 3.3V±0.3V read; 12V±5% write/erase
- Address access time: 90ns, 100ns, 120ns
- Industry-standard pinouts
- Inputs and outputs are fully TTL-compatible
- Three-state outputs
- Automated write and erase algorithm
- TSOP packaging

OPTIONS

- Timing

90ns access	- 9
100ns access	-10
120ns access	-12
- Boot-Block Starting Address


Top (3FFFFH)	T
Bottom (00000H)	B
- Packages

Plastic TSOP Type 1 (10 x 20mm)	VG
---------------------------------	----
- Part Number Example: MT28LF002VG-9T

MARKING

PIN ASSIGNMENT (Top View)

40-Pin TSOP Type I (FB-1)



GENERAL DESCRIPTION

The MT28LF002 is a nonvolatile, electrically block-erasable (FLASH), programmable read-only memory containing 2,097,152 bits organized as 262,144 words by 8 bits. It is fabricated with Micron's advanced 3.3V CMOS floating-gate process.

The MT28LF002 is organized into five separately erasable blocks. To ensure that critical firmware is protected from accidental erasure or overwrite, the MT28LF002 features a hardware-protected boot-block. Writing or erasing

the boot block requires a super-voltage on the \overline{RST} pin in addition to executing the normal write or erase sequences. This block may be used to store code implemented in low-level system recovery. The remaining blocks vary in density, and are written-to and erased with no additional super-voltage required.

To read the array, the byte address is issued with \overline{CE} and \overline{OE} LOW and WE HIGH. Valid data is output until the next address is issued or until \overline{CE} or \overline{OE} go HIGH.

NEW
3.3/12 VOLT FLASH MEMORY

FLASH MEMORY

128K x 16, 256K x 8

3.3V/12V, BOOT BLOCK

NEW
3.3/12 VOLT FLASH MEMORY

FEATURES

- Five erase blocks:
 - 16KB/8K-word boot block (protected)
 - Two 8KB/4K-word parameter blocks
 - One 96KB/48K-word memory block
 - One 128KB/64K-word memory block
- Low power: 120µA standby; 30mA active, MAX
- 3.3V±0.3V read; 12V±5% write/erase
- Address access time: 90ns, 100ns, 120ns
- Selectable organizations: 131,072 x 16 or 262,144 x 8
- Industry-standard pinouts
- Inputs and outputs are fully TTL-compatible
- Three-state outputs
- Automated write and erase algorithm
- Byte- or word-wide write
- TSOP packaging option

OPTIONS

- Timing

90ns access	- 9
100ns access	-10
120ns access	-12
- Boot-Block Starting Address

Top (1FFFFH)	T
Bottom (00000H)	B
- Packages

Plastic SOP (600 mil)	SG
Plastic TSOP Type 1 (14 x 20mm)	VG
- Part Number Example: MT28LF200SG-9T

MARKING


GENERAL DESCRIPTION

The MT28LF200 is a nonvolatile, electrically block-erasable (FLASH), programmable read-only memory containing 2,097,152 bits organized as 131,072 words by 16 bits or 262,144 words by 8 bits. It is fabricated with Micron's advanced 3.3V CMOS floating-gate process.


The MT28LF200 is organized into five separately erasable blocks. To ensure that critical firmware is protected from accidental erasure or overwrite, the MT28LF200 features a hardware-protected boot-block. Writing or erasing the boot block requires a super-voltage on the RST pin in addition to executing the normal write or erase sequences. This block may be used to store code implemented in low-level system recovery. The remaining blocks vary in density, and are

PIN ASSIGNMENT (Top View)

44-Pin SOP (FA-1)



56-Pin TSOP Type I (FB-2)



written-to and erased with no additional super-voltage required.

The byte or word address is issued to read the memory array with CE and OE LOW and WE HIGH. Valid data is output until the next address is issued. The BYTE pin is used to switch the data path between 8 bits wide and 16 bits wide. When BYTE is LOW, the dual-use pin DQ15/A-1 becomes the lowest order address bit (A-1). When BYTE is HIGH, the DQ15/A-1 pin becomes the most significant data bit (DQ15).

NEW
3.3/1.2 VOLT FLASH MEMORY

FLASH MEMORY

512K x 8

3.3V/12V, BOOT BLOCK

NEW

3.3/12 VOLT FLASH MEMORY

FEATURES

- Seven erase blocks:
 - 16KB boot block (protected)
 - Two 8KB parameter blocks
 - One 96KB memory blocks
- Low power: 120µA standby; 30mA active, MAX
- 3.3V±0.3V read; 12V±5% write/erase
- Address access time: 90ns, 100ns, 120ns
- Industry-standard pinouts
- Inputs and outputs are fully TTL-compatible
- Three-state outputs
- Automated write and erase algorithm
- TSOP packaging


OPTIONS

- Timing
 - 90ns access - 9
 - 100ns access -10
 - 120ns access -12
- Boot-Block Starting Address
 - Top (7FFFFH) T
 - Bottom (00000H) B
- Packages
 - Plastic TSOP Type 1 (10 x 20mm) VG
- Part Number Example: MT28LF004VG-9T

MARKING

PIN ASSIGNMENT (Top View)

40-Pin TSOP Type I (FB-1)



GENERAL DESCRIPTION

The MT28LF004 is a nonvolatile, electrically block-erasable (FLASH), programmable read-only memory containing 4,194,304 bits organized as 524,288 words by 8 bits. It is fabricated with Micron's advanced 3.3V CMOS floating-gate process.

The MT28LF004 is organized into seven separately erasable blocks. To ensure that critical firmware is protected from accidental erasure or overwrite, the MT28LF004 features a hardware-protected boot-block. Writing or erasing

the boot block requires a super-voltage on the \overline{RST} pin in addition to executing the normal write or erase sequences. This block may be used to store code implemented in low-level system recovery. The remaining blocks vary in density, and are written-to and erased with no additional super-voltage required.

To read the array, the byte address is issued with \overline{CE} and \overline{OE} LOW and \overline{WE} HIGH. Valid data is output until the next address is issued or until \overline{CE} or \overline{OE} go HIGH.

NEW
3.3/12 VOLT FLASH MEMORY

FLASH MEMORY

256K x 16, 512K x 8

3.3V/12V, BOOT BLOCK

NEW

3.3/12 VOLT FLASH MEMORY

FEATURES

- Seven erase blocks:
 - 16KB/8K-word boot block (protected)
 - Two 8KB/4K-word parameter blocks
 - Four general memory blocks
- Low power: 120µA standby; 30mA active, MAX
- 3.3V±0.3V read; 12V±5% write/erase
- Address access time: 90ns, 100ns, 120ns
- Selectable organizations: 262,144 x 16 or 524,288 x 8
- Industry-standard pinouts
- Inputs and outputs are fully TTL-compatible
- Three-state outputs
- Automated write and erase algorithm
- Byte- or word-wide write
- TSOP packaging option

OPTIONS

- Timing

90ns access	- 9
100ns access	-10
120ns access	-12
- Boot-Block Starting Address

Top (3FFFFH)	T
Bottom (00000H)	B
- Packages

Plastic SOP (600 mil)	SG
Plastic TSOP Type 1 (14 x 20mm)	VG
- Part Number Example: MT28LF400SG-9T

MARKING


GENERAL DESCRIPTION

The MT28LF400 is a nonvolatile, electrically block-erasable (FLASH), programmable read-only memory containing 4,194,304 bits organized as 262,144 words by 16 bits or 524,288 words by 8 bits. It is fabricated with Micron's advanced CMOS floating-gate process.


The MT28LF400 is organized into seven separately erasable blocks. To ensure that critical firmware is protected from accidental erasure or overwrite, the MT28LF400 features a hardware-protected boot-block. Writing or erasing the boot block requires a super-voltage on the \overline{RST} pin in addition to executing the normal write or erase sequences. This block may be used to store code implemented in low-level system recovery. The remaining blocks vary in density, and are written-to and erased with no additional super-voltage required.

PIN ASSIGNMENT (Top View)

44-Pin SOP (FA-1)



56-Pin TSOP Type I (FB-2)



The byte or word address is issued to read the memory array with \overline{CE} and \overline{OE} LOW and \overline{WE} HIGH. Valid data is output until the next address is issued. The \overline{BYTE} pin is used to switch the data path between 8 bits wide and 16 bits wide. When \overline{BYTE} is LOW, the dual-use pin DQ15/A-1 becomes the lowest order address bit (A-1). When \overline{BYTE} is HIGH, the DQ15/A-1 pin becomes the most significant data bit (DQ15).

NEW 3.3/12 VOLT FLASH MEMORY


MICRON
QUANTUM DEVICES, INC.

256K x 16, 512K x 8 FLASH MEMORY

ADVANCE

MT28LF400

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTIONS

SOP PIN NUMBERS	TSOP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
43	13	\overline{WE}	Input	Write Enable: Determines if a given cycle is a write cycle. If $\overline{WE} = \text{LOW}$ when $V_{PP} < V_{PPH}$, the cycle is a write to the Command Execution Logic (CEL). If $\overline{WE} = \text{LOW}$ when $V_{PP} = V_{PPH}$, the cycle is a WRITE to one of the sectors or an ERASE CONFIRM.
12	32	\overline{CE}	Input	Chip Enable: Activates the device when LOW. When \overline{CE} is HIGH, the device is disabled and goes into standby power mode.
44	14	\overline{RST}	Input	Reset: Clears the status register, sets the Internal State Machine (ISM) to the array read mode, and places the device in standby mode when LOW. All inputs, including \overline{CE} , are "don't care," and all outputs are High-Z. Also used to unlock boot block when brought to V_{HH} (boot-block unlock voltage; 12V). Must be held HIGH during all other modes of operation.
14	34	\overline{OE}	Input	Output Enable: Enables data output buffers.
33	54	\overline{BYTE}	Input	Byte Enable: If $\overline{BYTE} = \text{HIGH}$ the upper byte is active through DQ8-DQ15. If $\overline{BYTE} = \text{LOW}$, DQ8-DQ14 are High-Z, and all data is accessed through DQ0-DQ7. DQ15/A-1 becomes the least significant address input.
11, 10, 9, 8, 7, 6, 5, 4, 42, 41, 40, 39, 38, 37, 36, 35, 34, 3	31, 27, 26, 25, 24, 23, 22, 21, 10, 9, 8, 7, 6, 5, 4, 3, 55, 20	A0-A17	Input	Address Inputs: Selects a unique, 16-bit word out of the 262,144 available. The DQ15/A-1 input becomes the lowest order address when $\overline{BYTE} = \text{LOW}$ to allow for selection of an 8-bit byte from 524,288 available.
31	52	DQ15/A-1	Input/ Output	Data I/O: MSB of data when $\overline{BYTE} = \text{HIGH}$. Address Input: LSB of address input when $\overline{BYTE} = \text{LOW}$ during read or write operation. Not used during erase or read device ID.
15, 17, 19, 21, 24, 26, 28, 30	35, 37, 39, 41, 45, 47, 49, 51	DQ0-DQ7	Input/ Output	Data I/O: Data output pins during any read operation, or data input pins during a WRITE. Used to input commands to the CEL for a command input.
16, 18, 20, 22, 25, 27, 29	36, 38, 40, 42, 46, 48, 50	DQ8-DQ14	Input/ Output	Data I/O: Data output pins during any read operation or data input pins during a WRITE when $\overline{BYTE} = \text{HIGH}$. High-Z when \overline{BYTE} is LOW.
	1, 2, 11, 12, 15, 16, 19, 28, 29, 30, 56	NC	-	No Connect: These pins may be driven or left unconnected.
2	18	DU	-	Don't Use: This pin must be left unconnected in the system.
1	17	V_{PP}	Supply	Write/Erase Supply Voltage: During a WRITE or ERASE CONFIRM, $V_{PP} = V_{PPH}$ (12V). $V_{PP} = \text{"don't care"}$ during all other operations.
23	43, 44	V_{CC}	Supply	Power Supply: +3.3V $\pm 0.3V$
13, 32	33, 53	V_{SS}	Supply	Ground

TRUTH TABLE 1

FUNCTION	RST	CE	OE	WE	BYTE	A0	A9	VPP	DQ0-DQ7	DQ8-DQ14	DQ15/A-1
Standby	H	H	X	X	X	X	X	X	High-Z	High-Z	High-Z
RESET	L	X	X	X	X	X	X	X	High-Z	High-Z	High-Z
READING											
16-bit Read	H	L	L	H	H	X	X	X	Data-Out	Data-Out	Data-Out
8-bit Read	H	L	L	H	L	X	X	X	Data-Out	High-Z	A-1
Output Disable	H	L	H	H	X	X	X	X	High-Z	High-Z	High-Z
WRITE/ERASE ²											
ERASE SETUP	H	L	H	L	X	X	X	X	20H	X	X
ERASE CONFIRM ³	H	L	H	L	X	X	X	V _{PPH}	D0H	X	X
WRITE SETUP	H	L	H	L	X	X	X	X	10H/40H	X	X
16-bit WRITE ⁴	H	L	H	L	H	X	X	V _{PPH}	Data-In	Data-In	Data-In
8-bit WRITE ⁴	H	L	H	L	L	X	X	V _{PPH}	Data-In	High-Z	A-1
READ ARRAY	H	L	H	L	X	X	X	X	FFH	X	X
WRITE/ERASE (BOOT BLOCK) ^{2, 5}											
ERASE SETUP	H	L	H	L	X	X	X	X	20H	X	X
ERASE CONFIRM ³	V _{HH}	L	H	L	X	X	X	V _{PPH}	D0H	X	X
WRITE SETUP	H	L	H	L	X	X	X	X	10H/40H	X	X
16-bit WRITE ⁴	V _{HH}	L	H	L	H	X	X	V _{PPH}	Data-In	Data-In	Data-In
8-bit WRITE ⁴	V _{HH}	L	H	L	L	X	X	V _{PPH}	Data-In	High-Z	A-1
READ ARRAY	H	L	H	L	X	X	X	X	FFH	X	X
DEVICE IDENTIFICATION ^{6, 7}											
Manufacturer (16-bit) ⁸	H	L	L	H	H	L	V _{ID}	X	2CH	00H	-
Manufacturer (8-bit)	H	L	L	H	L	L	V _{ID}	X	2CH	High-Z	X
Device (16-bit, top boot) ⁸	H	L	L	H	H	H	V _{ID}	X	30H	44H	-
Device (8-bit, top boot)	H	L	L	H	L	H	V _{ID}	X	30H	High-Z	X
Device (16-bit, bottom boot) ⁸	H	L	L	H	H	H	V _{ID}	X	31H	44H	-
Device (8-bit, bottom boot)	H	L	L	H	L	H	V _{ID}	X	31H	High-Z	X

- NOTE:**
1. L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH}.
 2. V_{PPH} = 12V.
 3. Operation must be preceded by ERASE SETUP command.
 4. Operation must be preceded by WRITE SETUP command.
 5. V_{HH} = 12V.
 6. V_{ID} = 12V; may also be read by issuing the IDENTIFY DEVICE command.
 7. A1-A8, A10-A17 = V_{IL}.
 8. Value reflects DQ8-DQ15.

FUNCTIONAL DESCRIPTION

The MT28LF400 Flash memory incorporates a number of features to make it ideally suited for system firmware.

The memory array is segmented into individual erase blocks. Each block may be erased without affecting data stored in other blocks. These memory blocks are read, written and erased by issuing commands to the Command Execution Logic (CEL). The CEL controls the operation of the Internal State Machine (ISM) that completely controls all write, block erase, and verify operations. This state machine protects each memory location from overerase and optimizes each memory location for maximum data retention. In addition, the ISM greatly simplifies the control necessary for writing the device in-system or in an external programmer.

The Functional Description provides detailed information on the operation of the MT28LF400, and is organized into these sections:

- Overview
- Memory Architecture
- Output (Read) Operations
- Input Operations
- Command Set
- ISM Status Register
- Command Execution
- Error Handling
- Write/Erase Cycle Endurance
- Power Usage
- Powerup

OVERVIEW

SEVEN INDEPENDENTLY ERASABLE MEMORY BLOCKS

The MT28LF400 is organized into seven independently erasable memory blocks that allow portions of the memory to be erased without affecting the rest of the memory data. A special boot block is hardware-protected against inadvertent erasure or writes by a super-voltage pin. The voltage on this pin is required in addition to the 12V on the V_{PP} pin. The remaining blocks require only the 12V V_{PP} to be present in order to be changed.

HARDWARE-PROTECTED BOOT-BLOCK

This block of the memory array can be erased or written only when the RST pin is taken to V_{HH}. Designing a system so that the processor or control logic is unable to apply 12V to this pin will ensure data integrity in this memory block. This provides additional security for the core firmware during in-system firmware updates, should an uninten-

tional power fluctuation or system reset occur. The MT28LF400 is available in two versions; the MT28LF400T addresses the boot block starting from 3FFFFH, and the MT28LF400B addresses the boot block starting from 00000H.

CONFIGURABLE BUS SIZE

The MT28LF400T/B allows dynamic selection of an eight-bit (512K x 8) or 16-bit (256K x 16) data bus for reading and writing the memory. The BYTE pin is used to select the bus width. When in the x16 configuration, control data is read or written only on the lower eight bits (DQ0-DQ7).

Data written to the memory array utilize all active data pins for the selected configuration. When the x8 configuration is selected, data is written in byte form; when in the x16 configuration, data is written in the word form.

INTERNAL STATE MACHINE (ISM)

Block erase and byte/word write timing are simplified by using an ISM to control all erase and write algorithms in the memory array. The ISM ensures protection against overerase and optimizes write margin to each cell.

During write operations the ISM automatically increments and monitors write attempts, verifies write margin on each memory cell, and updates the ISM status register. When block erase is performed the ISM automatically overwrites the entire addressed block (eliminates overerase), increments and monitors erase attempts, and sets bits in the ISM status register.

ISM STATUS REGISTER

The ISM status register allows an external processor to monitor the status of the ISM during write and erase operations. Two bits of the 8-bit status register are set and cleared entirely by the ISM. These bits indicate whether the ISM is busy with an erase or write task, and when an erase has been suspended. Additional error information is set in the other three bits: valid programming voltage, write error, and erase error.

COMMAND EXECUTION LOGIC (CEL)

The CEL receives and interprets commands to the device. These commands control the operation of the ISM and the read path (i.e. memory array, ID register, or status register). Commands may be issued to the CEL while the ISM is active. However, there are restrictions on what commands are allowed in this condition. See the Command Execution section for more detail.

MEMORY ARCHITECTURE

The MT28LF400 memory array architecture is designed to allow sections to be erased without disturbing the rest of the array. The array is divided into seven addressable "blocks" that are of varying size and independently erasable. By erasing in blocks, rather than the entire array, the total device endurance is enhanced, as is system flexibility. Only the erase function is block oriented. All read and write operations are done on a random word- or byte-basis.

The boot block is protected from unintentional erase or write with a hardware protection circuit that requires a super-voltage be applied before erasure is commenced. The boot block is intended for the core firmware required for basic system functionality. The remaining six blocks do not require this super-voltage before being written or erased.

BOOT BLOCK

The hardware-protected boot-block provides extra security for the most sensitive portions of the firmware. This 16KB block may only be erased or written when the RST pin is at the specified boot block unlock voltage (V_{HH}) of 12V. When performing erase or write cycles to this block, RST must be held at the unlock voltage (V_{HH}) until the erase

or write is completed. As for any erase or write operations, the V_{PP} pin must be at V_{PPH} when writing to the boot block.


The MT28LF400 is available in two configurations, top or bottom boot-block. The MT28LF400T top boot-block version supports processors of the x86 variety. The MT28LF400B bottom boot-block version is intended for 680X0 and RISC applications. Figure 1 illustrates the memory address maps associated with these two versions.

PARAMETER BLOCKS


The two 8KB parameter blocks are used for storage of less sensitive and more frequently changing system parameters and also may include configuration or diagnostic coding. These blocks are enabled for erasure when the V_{PP} pin is at V_{PPH}. No super-voltage unlock is required.

GENERAL MEMORY BLOCKS

The four remaining blocks are general memory blocks and do not require a super-voltage on RST to be erased or written. These blocks are intended for code storage, or ROM-resident applications or operating systems that require in-system update capability.



Bottom Boot - MT28LF400xx-xxB



Top Boot - MT28LF400xx-xxT

Figure 1
MEMORY ADDRESS MAPS

OUTPUT (READ) OPERATIONS

The MT28LF400 features three different types of reads. Depending on the current mode of the device, a read operation will produce data from the memory array, status register, or device identification register. In each of these three cases, the \overline{WE} , \overline{CE} , and \overline{OE} inputs are controlled in a similar manner to perform a read. However, several differences exist, and are described in the following section. Moving between modes to perform a specific read will be covered in the Command Execution section.

MEMORY ARRAY

To read the memory array, \overline{WE} must be HIGH, and \overline{OE} and \overline{CE} must be LOW. Valid data will be output on the DQ pins once these conditions have been met and a valid address is given. Valid data will remain on the DQ pins until the address changes, or \overline{OE} or \overline{CE} go HIGH, whichever occurs first. The DQ pins will continue to output new data after each address transition, as long as \overline{OE} and \overline{CE} remain LOW.

The MT28LF400 features dynamically sizable bus widths. When configured as 256K x 16 (\overline{BYTE} is HIGH), data will be output on DQ0-DQ15. To configure the memory array as a 512K x 8, \overline{BYTE} must be LOW. DQ8 - DQ14 are now "High-Z," and all data is output on DQ0-DQ7. The DQ15/A-1 pin now becomes the lowest order address input, so that 512,288 locations can be read.

After powerup or RESET, the device will automatically be in the array read mode. All commands and their operations are covered in the Command Set and Command Execution sections.

STATUS REGISTER

Performing a read of the status register requires the same input sequencing as when reading the array, except that the address inputs are "don't care." The status register contents are always output on DQ0-DQ7, regardless of the condition of \overline{BYTE} . DQ8-DQ15 are LOW when \overline{BYTE} is HIGH, and DQ8-DQ14 are High-Z when \overline{BYTE} is LOW. Data from the status register is latched on the falling edge of \overline{OE} or \overline{CE} , whichever occurs last. If the contents of the status register change during a read of the status register, either \overline{OE} or \overline{CE} may be toggled while the other is held LOW to update the output.

Following a write or erase, the device automatically enters the status register read mode. In addition, a read during a write or erase will produce the status register contents on DQ0-DQ7. When in the erase suspend mode, a read operation will produce the status register contents until another command is issued. While in certain other modes, READ STATUS REGISTER may be given to return to the status register read mode. All commands and their

operations are covered in the Command Set and Command Execution sections.

IDENTIFICATION REGISTER

A read of the two 8-bit device identification registers requires the same input sequencing as when reading the array. \overline{WE} must be HIGH, and \overline{OE} and \overline{CE} must be LOW. However, ID register data is output only on DQ0-DQ7, regardless of the condition of \overline{BYTE} . A0 is used to decode between the two bytes of the device ID register; all other address inputs are "don't care." When A0 is LOW, the manufacturer ID is output, and when A0 is HIGH, the device ID is output. DQ8-DQ15 are "High-Z" when \overline{BYTE} is LOW. When \overline{BYTE} is HIGH, DQ8-DQ15 is 00H when the manufacturer ID is read, and 44H when the device is read.

To get to the read identification register mode, the READ IDENTIFICATION command may be issued while in certain other modes. In addition, the read identification register mode can be reached by applying a super-voltage (V_{ID}) to the A9 pin. Using this method, the ID register can be read while in any mode. Once A9 is returned to V_{IL} or V_{IH} , the device will return to the previous mode.

INPUT OPERATIONS

The DQ pins are used to either input data to the array or input a command to the CEL. A command input issues an 8-bit command to the CEL. Commands may be issued to control operation of the part. A WRITE is used to input data to the memory array. The following section describes both types of inputs. More information describing how to use the two types of inputs to write the device is provided in the Command Execution section.

COMMANDS

To perform a command input, \overline{OE} must be HIGH, and \overline{CE} and \overline{WE} must be LOW. A0-A17 are not used for command inputs, except during an ERASE CONFIRM (described in a later section). The 8-bit command is input on DQ0-DQ7, while DQ8-DQ15 are "don't care." The command is latched on the rising edge of \overline{CE} (\overline{CE} controlled) or \overline{WE} (\overline{WE} controlled), whichever occurs first. The condition of \overline{BYTE} has no effect on a command input.

MEMORY ARRAY

A write to the memory array sets the desired bits to logic 0's, but cannot change a given bit to a logic 1 from a logic 0. Setting any bits to a logic 1 requires that the entire block be erased. To perform a WRITE, \overline{OE} must be HIGH, \overline{CE} and \overline{WE} must be LOW, and V_{PP} must be set to V_{PPH} . Writing to

the boot block also requires that the \overline{RST} pin be at V_{HH} . A0-A17 provide the address to be written, while the data to be written to the array is input on the DQ pins. The data and addresses are latched on the rising edge of \overline{CE} (\overline{CE} -controlled) or \overline{WE} (\overline{WE} -controlled), whichever occurs first. A WRITE must be preceded by a WRITE SETUP command. Detail on how to input data to the array will be covered in the Write Sequence section.

Dynamic bus sizing applies to writes as it does for reads. When \overline{BYTE} is LOW (BYTE mode), data is input on DQ0-DQ7, DQ8-DQ14 are "High-Z," and DQ15 becomes the

lowest order address input. To WRITE in x16 (WORD) mode, \overline{BYTE} is HIGH, and data is input on DQ0-DQ15.

COMMAND SET

To simplify writing of the memory blocks, the MT28LF400 incorporates an ISM that controls all internal algorithms for the write and erase cycles. An 8-bit command set is used to control the device. Detail on how to sequence commands is provided in the Command Execution section. Table 1 lists the valid commands.

Table 1
COMMAND SET

COMMAND	HEX CODE	DESCRIPTION
RESERVED	00H	This command and all unlisted commands are invalid, and should not be called. These commands are reserved to allow for future feature enhancements.
READ ARRAY	FFH	Must be issued after any other command cycle before the array can be read. It is not necessary to issue this command after powerup or reset.
IDENTIFY DEVICE	90H	Allows the device and manufacturer ID to be read. A0 is used to decode between the manufacturer ID (A0=LOW) and device ID (A0=HIGH).
READ STATUS REGISTER	70H	Allows the status register to be read. Please refer to Table 2 for more information on the status register bits.
CLEAR STATUS REGISTER	50H	Clears status register bits 3 through 5, which cannot be cleared by the ISM.
ERASE SETUP	20H	The first command given in the two cycle erase sequence. The erase will not be completed unless followed by ERASE CONFIRM.
ERASE CONFIRM/RESUME	D0H	The second command given in the two cycle erase sequence. Must follow an ERASE SETUP command to be valid. Also used during an ERASE SUSPEND to resume the erase.
WRITE SETUP	40H or 10H	The first command given in the two cycle write sequence. The write data and address are given in the following cycle to complete the write.
ERASE SUSPEND	B0H	Halts the erase and puts device into the erase suspend mode. When in this mode only READ STATUS REGISTER, READ ARRAY and ERASE RESUME may be executed.

ISM STATUS REGISTER

The 8-bit ISM status register (see Table 2) is polled to check for write or erase completion or any related errors. During or following a write, erase, or erase suspend, a read operation will output the status register contents on DQ0 - DQ7 without prior command. While reading the status register contents, the outputs will not be updated if there is a change in the ISM status unless \overline{OE} or \overline{CE} is toggled. If the device is not in the write, erase, erase suspend, or status register read mode, READ STATUS REGISTER (70H) can be issued to view the status register contents.

All of the defined bits are set by the ISM, but only the ISM and erase suspend status bits are reset by the ISM. The

erase, write, and V_{PP} status bits must be cleared using CLEAR STATUS REGISTER. If the V_{PP} status bit (SR3) is set, the CEL will not allow further write or erase operations until the status register is cleared. This allows the user to choose when to poll and clear the status register. For example, the host system may perform multiple byte write operations before checking the status register, instead of checking after each individual write. Asserting the \overline{RST} signal or powering down the device are other methods to clear the status register.

Table 2
STATUS REGISTER

STATUS BIT #	STATUS REGISTER BIT	DESCRIPTION
SR7	ISM STATUS 1 = Ready 0 = Busy	The ISMS bit displays the active status of the state machine when performing write or block erase. The controlling logic polls this bit to determine when the erase and write status bits are valid.
SR6	ERASE SUSPEND STATUS 1 = Erase Suspended 0 = Erase in Progress/Completed	Issuing an ERASE SUSPEND places the ISM in the suspend mode and sets this and the ISMS bit to "1." The ESS bit will remain "1" until an ERASE RESUME is issued.
SR5	ERASE STATUS 1 = Block erase error 0 = Successful block erase	ES is set to "1" after the maximum amount of erase cycles are executed by the ISM without a successful verify. ES is only cleared by a CLEAR STATUS REGISTER command or after a RESET.
SR4	WRITE STATUS 1 = Write (word/byte) error 0 = Successful word/byte write	WS is set to "1" after the maximum amount of write cycles are executed by the ISM without a successful verify. WS is only cleared by a CLEAR STATUS REGISTER command or after a RESET.
SR3	V_{PP} STATUS 1 = No V_{PP} voltage detected 0 = V_{PP} present	V_{PPS} detects the presence of a V_{PP} voltage. It does not monitor V_{PP} continuously nor does it indicate a valid V_{PP} voltage. The V_{PP} pin is sampled for 12V after WRITE or ERASE CONFIRM is given. Must be cleared by CLEAR STATUS REGISTER or after a RESET.
SR0-2	RESERVED	Reserved for future use

COMMAND EXECUTION

Commands are issued to bring the device into different operational modes. Each mode has specific operations that can be performed while in that mode. Several modes require a sequence of commands to be written before they are reached. The following section describes the properties of each mode and Table 3 lists all command sequences required to perform the desired operation.

READ ARRAY

The array read mode is the initial state of the device upon powerup, and is also entered after a RESET. If the device is in any other mode, READ ARRAY (FFH) must be given to return to the array read mode. Unlike the WRITE SETUP command (40H), READ ARRAY does not need to be given before each individual read access.

IDENTIFY DEVICE

The 8-bit device identification may be read using one of two methods. IDENTIFY DEVICE (90H) may be written to the CEL to enter the identify device mode. While in this mode, any read will produce the device identification when A0 is HIGH and manufacturer identification when

A0 is LOW. The device will remain in this mode until another command is given.

WRITE SEQUENCE

Two consecutive cycles are needed to input data to the array. WRITE SETUP (40H or 10H) is given in the first cycle. The next cycle is the WRITE, during which the write address and data are issued, and V_{PP} brought to V_{PPH}. Writing to the boot block also requires that the \overline{RST} pin be brought to V_{HH} at the same time V_{PP} is brought to V_{PPH}. The ISM will now begin to write the word or byte. The desired bits within the word will be set to logic 0. V_{PP} must be held at V_{PPH} until the write is completed (SR7 = 1). When writing to the boot block, \overline{RST} must be held at V_{HH} until the ISM status bit (SR7) is set.

While the ISM executes the write, the ISM status bit (SR7) will be at 0, and the device will not respond to any commands. However, any read operation will produce the status register contents on DQ0-DQ7. When the ISM status bit (SR7) is set, the write has been completed, and the device will go into the status register read mode until another command is given.

Table 3
COMMAND SEQUENCES

COMMANDS	BUS CYCLES REQ'D	1ST CYCLE			2ND CYCLE			NOTES
		OPERATION	ADDRESS	DATA	OPERATION	ADDRESS	DATA	
READ ARRAY	1	Write	X	FFH				1
IDENTIFY DEVICE	3	Write	X	90H	Read	IA	ID	2, 3
READ STATUS REGISTER	2	Write	X	70H	Read	X	SRD	4
CLEAR STATUS REGISTER	1	Write	X	50H				
ERASE SETUP/CONFIRM	2	Write	X	20H	Write	BA	D0H	5
ERASE SUSPEND/RESUME	2	Write	X	B0H	Write	X	D0H	
WRITE SETUP/WRITE	2	Write	X	40H	Write	WA	WD	6
ALTERNATE WORD /BYTE WRITE	2	Write	X	10H	Write	WA	WD	6

- NOTE:**
1. Must follow WRITE or ERASE CONFIRM commands to the CEL in order to enable flash array read cycles.
 2. IA = Identify address; 00H for manufacturer ID, 01H for device ID.
 3. ID = Identify data.
 4. SRD = Status Register Data.
 5. BA = Block address.
 6. WA = Address to be written, WD = Data to be written to WA.

After the ISM has initiated the write, it cannot be aborted except by a RESET or by powering-down the part. Doing either during a write will corrupt the data being written. If only the WRITE SETUP command has been given, the write may be nullified by performing a null WRITE. To execute a null WRITE, FFH must be written when $\overline{\text{BYTE}}$ is LOW, or FFFFH must be written when $\overline{\text{BYTE}}$ is HIGH. Once the ISM status bit (SR7) has been set, the device will be in the status register read mode until another command is issued.

ERASE SEQUENCE

Executing an erase sequence will set all bits within a block to logic 1. The command sequence necessary to execute an erase is similar to that of a write. To provide added security against accidental block erasure, two consecutive command cycles are required to initiate an erase of a block. In the first cycle, addresses are "don't care," and ERASE SETUP (20H) is given. In the second cycle, V_{PP} must be brought to V_{PPH} , an address within the block to be erased is issued, and ERASE CONFIRM (D0H) is given. If ERASE CONFIRM is not given, the ISM and erase status bits (SR7 and SR5) will be set, and the device will return to the array read mode.

At this time, the ISM will start the erase of the block. Any read operation will output the status register contents on DQ0-DQ7. V_{PP} must be held at V_{PPH} until the erase is completed (SR7 = 1). Once the erase is completed, the device will be in the status register read mode until another

command is issued. Erasing to the boot block also requires that the RST pin be set to V_{HH} at the same time V_{PP} is set to V_{PPH} .

ERASE SUSPENSION

The only command that may be issued while an erase is in progress is ERASE SUSPEND. This command allows other commands to be executed while pausing the erase in progress. Once the device has reached the erase suspend mode, the erase suspend status bit (SR6) will be set. The device may now be given a READ ARRAY, ERASE RESUME, or READ STATUS REGISTER command. After READ ARRAY has been issued, any location not within the block being erased may be read. If ERASE RESUME is issued before SR6 has been set, the device will immediately proceed with the erase in progress. During the suspend mode V_{PP} must be held at V_{PPH} .

ERROR HANDLING

After the ISM status bit (SR7) has been set, the V_{PP} (SR3), write (SR4), and erase (SR5) status bits may be checked. If one or a combination of these three bits has been set, then an error has occurred. The ISM cannot reset these three bits. To clear these bits, CLEAR STATUS REGISTER (50H) must be given. If the V_{PP} status bit (SR3) is set, further write or erase operations cannot resume until the status register is cleared. Table 4 lists the combination of errors.

Table 4
STATUS REGISTER ERROR DECODE¹

STATUS BITS			ERROR DESCRIPTION
SR5	SR4	SR3	
0	0	0	No errors
0	0	1	V_{PP} voltage error
0	1	0	Write error
0	1	1	Write error, V_{PP} voltage not valid at time of WRITE
1	0	0	Erase error
1	0	1	Erase error, V_{PP} voltage not valid at time of ERASE CONFIRM
1	1	0	Command sequencing error
1	1	1	Command sequencing error, programming voltage error

NOTE: 1. SR3 - SR5 must be cleared using CLEAR STATUS REGISTER.

WRITE/ERASE CYCLE ENDURANCE

The MT28LF400 is designed and fabricated to meet advanced firmware storage requirements. To ensure this level of reliability, V_{PP} must be at $12V \pm 5\%$ during write or erase cycles. Operation outside these limits may reduce the number of erase cycles that can be performed on the device. For further information on write and erase cycle endurance, refer to the Micron *Flash Reliability Monitor*.

POWER USAGE


The MT28LF400 offers several power saving features that may be utilized in the array read mode to conserve power. With \overline{CE} LOW, the device will enter idle current mode when not being accessed. In this mode, the maximum I_{CC} current is 2mA. When \overline{CE} is HIGH, the device will enter standby mode. In this mode, maximum I_{CC} current is

120 μ A. If \overline{CE} is brought HIGH during an erase or write, the ISM will continue to operate, and the device will consume the respective active power until the write or erase is completed.


POWERUP

During a powerup, it is not necessary to sequence V_{CC} and V_{PP} . The likelihood of unwanted write or erase operations is minimized, since two consecutive cycles are required to execute either operation. However, \overline{CE} or \overline{WE} may be held HIGH, or \overline{RST} can be held LOW during powerup for additional protection against unwanted write or erase operations. After a powerup or RESET, the status register is reset, and the device will enter the array read mode.



SELF-TIMED WRITE SEQUENCE
(Word or Byte Write)¹



COMPLETE WRITE STATUS-CHECK SEQUENCE




- NOTE:**
1. Sequence may be repeated for multiple byte or word writes.
 2. Complete status check is not required. However, if SR3 = 1, further writes are inhibited until the status register is cleared.
 3. Device will be in status register read mode. To return to the array read mode, the FFH command must be issued.
 4. If SR3 is set during a write or block erase attempt, CLEAR STATUS REGISTER must be issued before further write or erase operations are allowed by the CEL.
 5. Status register bits 3 - 5 must be cleared using CLEAR STATUS REGISTER.

SELF-TIMED BLOCK ERASE SEQUENCE¹

COMPLETE BLOCK ERASE STATUS-CHECK SEQUENCE


- NOTE:**
1. Sequence may be repeated to erase multiple blocks.
 2. Complete status check is not required. However, if SR3 = 1, further erases are inhibited until the status register is cleared.
 3. To return to the array read mode, the FFH command must be issued.
 4. Refer to the ERASE SUSPEND flowchart for more information.
 5. If SR3 is set during a write or block erase attempt, CLEAR STATUS REGISTER must be issued before further write or erase operations are allowed by the CEL.
 6. Status register bits 3 - 5 must be cleared using CLEAR STATUS REGISTER.

ERASE SUSPEND/RESUME SEQUENCE



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -2.0V to +4.6V
 Input Voltage Relative to Vss -0.5V to +4.6V**
 Vpp Voltage Relative to Vss -0.5V to +12.6V†
 RST / Pin A9 Voltage Relative to Vss -0.5V to +13.5V** †
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 1W

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Input and I/O pins may transition to -2.0V for < 20ns and Vcc +2.0V for < 20ns.

†Voltage may pulse to 14.0V ≤ 20ns.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	3.0	3.6	V	1
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +0.5	V	1
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-0.5	0.6	V	1
Device Identification Voltage, A9	V _{ID}	11.4	13.0	V	1

DC OPERATING CHARACTERISTICS

(0°C ≤ T_A ≤ +70°C; V_{CC} = 3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OUTPUT VOLTAGE LEVELS	V _{OH}	2.4		V	1
Output High Voltage (I _{OH} = - 2.0 mA)					
Output Low Voltage (I _{OL} = 2.0 mA)	V _{OL}		0.40	V	
INPUT LEAKAGE CURRENT	I _L	-1	1	μA	
Any input (0V ≤ V _{IN} ≤ V _{CC}); all other pins not under test = 0V					
INPUT LEAKAGE CURRENT: A9 INPUT	I _{ID}		500	μA	
(11.4V ≤ A9 ≤ 13.0 = V _{ID})					
OUTPUT LEAKAGE CURRENT	I _{OZ}	-10	10	μA	
(Dout is disabled; 0V ≤ V _{OUT} ≤ V _{CC})					

CAPACITANCE

(T_A = 25°C; V_{CC} = 3.3V ±0.3V; f = 1 MHz)

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	C _I	8	pF	
Output Capacitance	C _O	12	pF	

NOTE: 1. All voltages referenced to Vss.

READ AND STANDBY CURRENT DRAIN
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 3.3\text{V} \pm 0.3\text{V})$

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
READ CURRENT: WORD-WIDE, TTL INPUT LEVELS ($\overline{\text{CE}} = V_{IL}$; $f = 8 \text{ MHz}$; Other inputs = V_{IL} or V_{IH}); $\overline{\text{RST}} = V_{IH}$	I _{CC1}	30	mA	2, 3
READ CURRENT: WORD-WIDE, CMOS INPUT LEVELS ($\overline{\text{CE}} \leq 0.2\text{V}$; $f = 8 \text{ MHz}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC}-0.2\text{V}$); $\overline{\text{RST}} = V_{IH}$	I _{CC2}	30	mA	2, 3
READ CURRENT: BYTE-WIDE, TTL INPUT LEVELS ($\overline{\text{CE}} = V_{IL}$; $f = 8 \text{ MHz}$; Other inputs = V_{IL} or V_{IH}); $\overline{\text{RST}} = V_{IH}$	I _{CC3}	30	mA	2, 3
READ CURRENT: BYTE-WIDE, CMOS INPUT LEVELS ($\overline{\text{CE}} \leq 0.2\text{V}$; $f = 8 \text{ MHz}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC}-0.2\text{V}$); $\overline{\text{RST}} = V_{IH}$	I _{CC4}	30	mA	2, 3
READ CURRENT: V_{PP} SUPPLY ($V_{PP} > V_{CC}$)	I _{PP1}	200	μA	
STANDBY CURRENT: TTL INPUT LEVELS V_{CC} power supply standby current ($\overline{\text{CE}} = \overline{\text{RST}} = V_{IH}$, or $\overline{\text{RST}} = V_{IL}$; other inputs = V_{IL} or V_{IH})	I _{CC5}	120	μA	
STANDBY CURRENT: CMOS INPUT LEVELS V_{CC} power supply standby current ($\overline{\text{CE}} = \overline{\text{RST}} = V_{CC} - 0.2\text{V}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC}-0.2\text{V}$)	I _{CC6}	120	μA	
STANDBY CURRENT: V_{PP} SUPPLY ($V_{PP} \leq V_{CC}$)	I _{PP2}	± 15	μA	
IDLE CURRENT: TTL INPUT LEVELS ($\overline{\text{CE}} = V_{IL}$; $f = 0 \text{ Hz}$; Other inputs = V_{IL} or V_{IH} ; $\overline{\text{RST}} = V_{IH}$; array read mode)	I _{CC7}	2	mA	
IDLE CURRENT: CMOS INPUT LEVELS ($\overline{\text{CE}} \leq 0.2\text{V}$; $f = 0 \text{ Hz}$; Other inputs $\leq 0.2\text{V}$, or $\geq V_{CC}-0.2\text{V}$; $\overline{\text{RST}} = V_{IH}$; READ ARRAY)	I _{CC8}	2	mA	

WRITE/ERASE CURRENT DRAIN
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 3.3\text{V} \pm 0.3\text{V})$

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
WORD-WRITE CURRENT: V_{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	I _{CC9}	30	mA	
WORD-WRITE CURRENT: V_{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	I _{PP3}	40	mA	
BYTE-WRITE CURRENT: V_{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	I _{CC10}	30	mA	
BYTE-WRITE CURRENT: V_{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	I _{PP4}	30	mA	
ERASE CURRENT: V_{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	I _{CC11}	20	mA	
ERASE CURRENT: V_{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$)	I _{PP5}	30	mA	
ERASE SUSPEND CURRENT: V_{CC} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$; erase suspended)	I _{CC12}	6	mA	4
ERASE SUSPEND CURRENT: V_{PP} SUPPLY ($V_{PP} = 12\text{V} \pm 5\%$; erase suspended)	I _{PP6}	200	μA	

READ TIMING PARAMETERS
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 3.3\text{V} \pm 0.3\text{V})$


AC CHARACTERISTICS		-9		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Read cycle time	t_{RC}	90		100		120		ns	
Access time from \overline{CE}	t_{ACE}		90		100		120	ns	5
Access time from \overline{OE}	t_{AOE}		45		50		60	ns	5
Access time from address	t_{AA}		90		100		120	ns	
RST HIGH to output valid delay	t_{RWH}		600		600		600	ns	
\overline{OE} or \overline{CE} HIGH to output in High-Z	t_{OD}		35		40		45	ns	
Output hold time from \overline{OE} , \overline{CE} or address change	t_{OH}	0		0		0		ns	

AC TEST CONDITION


Input pulse levels	0.0 to 3.0V
Input rise and fall times	<10ns
Input timing reference level	1.5 V
Output timing reference level	1.5 V
Output load	1 TTL gate and $C_L = 50$ pF



- NOTE:**
1. All voltages referenced to V_{SS} .
 2. I_{CC} is dependent on cycle rates.
 3. I_{CC} is dependent on output loading. Specified values are obtained with minimum cycle time and the outputs open.
 4. Parameter is specified when device is not accessed. Actual current draw will be I_{CC12} plus read current if a read is executed while in erase suspend mode.
 5. \overline{OE} may be delayed by t_{ACE} minus t_{AOE} after \overline{CE} falls before t_{ACE} is affected.

WORD-WIDE READ CYCLE 1



BYTE-WIDE READ CYCLE 2



 DON'T CARE
 UNDEFINED

NOTE: 1. $\overline{\text{BYTE}} = \text{HIGH}$
2. $\overline{\text{BYTE}} = \text{LOW}$

RECOMMENDED DC WRITE/ERASE CONDITIONS
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C})$

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	3.0	3.6	V	
V _{PP} voltage during normal operation	V _{PP} L	0.0	4.1	V	
V _{PP} voltage during erase/write operation	V _{PP} H	11.4	12.6	V	
Boot block unlock voltage	V _{HH}	11.4	13.0	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +0.5	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-0.5	0.6	V	
INPUT LEAKAGE CURRENT: $\overline{\text{RST}}$ INPUT ($11.4 \leq \overline{\text{RST}} \leq 13.0\text{V} = V_{\text{HH}}$)	I _{HH}		500	μA	

**SPEED-DEPENDENT WRITE/ERASE AC TIMING CHARACTERISTICS AND
 RECOMMENDED AC OPERATING CONDITIONS**
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{\text{CC}} = 3.3\text{V} \pm 0.3\text{V})$

AC CHARACTERISTICS		-9		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WRITE cycle time	^t WC	90		100		120		ns	
$\overline{\text{WE}}$ HIGH pulse width	^t WPH	30		30		40		ns	
$\overline{\text{CE}}$ HIGH pulse width	^t CPH	30		30		40		ns	

NEW 3.3/1.2 VOLT FLASH MEMORY

WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: WE CONTROLLED WRITES
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 3.3\text{V} \pm 0.3\text{V})$

AC CHARACTERISTICS	PARAMETER	SYM	-9, -10, -12		UNITS	NOTES
			MIN	MAX		
Address setup time to $\overline{\text{WE}}$ HIGH	t^1_{AS}	95		ns		
Address hold time from $\overline{\text{WE}}$ HIGH	t^1_{AH}	10		ns		
Data setup time to $\overline{\text{WE}}$ HIGH	t^1_{DS}	100		ns		
Data hold time from $\overline{\text{WE}}$ HIGH	t^1_{DH}	0		ns		
$\overline{\text{CE}}$ setup time to $\overline{\text{WE}}$ LOW	t^1_{CS}	0		ns		
$\overline{\text{CE}}$ hold time from $\overline{\text{WE}}$ HIGH	t^1_{CH}	10		ns		
V_{PP} setup time to $\overline{\text{WE}}$ HIGH	t^1_{VPS}	200		ns	1	
$\overline{\text{WE}}$ pulse width	t^1_{WP}	100		ns		
RST HIGH to $\overline{\text{WE}}$ LOW delay	t^1_{RS}	1		μs		
RST V_{HH} setup time to $\overline{\text{WE}}$ HIGH	t^1_{RHS}	200		ns	2	
Write duration (word or byte write)	t^1_{WED1}	6		μs	1	
Boot-block erase duration	t^1_{WED2}	300		ms	1	
Parameter block erase duration	t^1_{WED3}	300		ms	1	
Main block erase duration	t^1_{WED4}	600		ms	1	
V_{PP} hold time from Status Data valid	t^1_{VPH}	0		ns	1	
RST at V_{HH} hold time from Status Data valid	t^1_{RHH}	0		ns	2	
Boot block relock delay time	t^1_{REL}		200	ns	3	

WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: $\overline{\text{CE}}$ CONTROLLED WRITES
 $(0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}; V_{CC} = 3.3\text{V} \pm 0.3\text{V})$

AC CHARACTERISTICS	PARAMETER	SYM	-9, -10, -12		UNITS	NOTES
			MIN	MAX		
Address setup time to $\overline{\text{CE}}$ HIGH	t^1_{AS}	95		ns		
Address hold time from $\overline{\text{CE}}$ HIGH	t^1_{AH}	10		ns		
Data setup time to $\overline{\text{CE}}$ HIGH	t^1_{DS}	100		ns		
Data hold time from $\overline{\text{CE}}$ HIGH	t^1_{DH}	0		ns		
$\overline{\text{WE}}$ setup time to $\overline{\text{CE}}$ LOW	t^1_{WS}	0		ns		
$\overline{\text{WE}}$ hold time from $\overline{\text{CE}}$ HIGH	t^1_{WH}	10		ns		
V_{PP} setup time to $\overline{\text{WE}}$ HIGH	t^1_{VPS}	200		ns	1	
$\overline{\text{CE}}$ pulse width	t^1_{CP}	100		ns		
RST HIGH to $\overline{\text{CE}}$ LOW delay	t^1_{RS}	1		μs		
RST V_{HH} setup time to $\overline{\text{CE}}$ HIGH	t^1_{RHS}	200		ns	2	
Write duration (word or byte write)	t^1_{WED1}	6		μs	1	
Boot-block erase duration	t^1_{WED2}	300		ms	1, 2	
Parameter block erase duration	t^1_{WED3}	300		ms	1	
Main block erase duration	t^1_{WED4}	600		ms	1	
V_{PP} hold time from Status Data valid	t^1_{VPH}	0		ns	1	
RST at V_{HH} hold time from Status Data valid	t^1_{RHH}	0		ns	2	
Boot block relock delay time	t^1_{REL}		200	ns	2	

- NOTE:**
1. Write/erase times are measured to valid status register data (SR7=1).
 2. RST should be held at V_{HH} until boot-block write or erase is complete.
 3. t^1_{REL} is required to relock boot block after write or erase to boot block.


WORD/BYTE WRITE AND ERASE DURATION CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Boot/parameter block erase time		2.0	8.0	s	1
Main block erase time		3.5	18.0	s	1
Main block byte write time		1.5	5.5	s	1, 2
Main block word write time		0.8	2.5	s	1, 2

NOTE: 1. Typical values measured at $T_A = +25^\circ\text{C}$.
 2. Assumes no system overhead.

NEW
3.3/1.2 VOLT FLASH MEMORY

ERASE/WRITE CYCLE
WE-CONTROLLED WRITE/ERASE




DON'T CARE

NOTE: 1. If \overline{BYTE} is LOW, DATA and COMMAND are 8-bit. If \overline{BYTE} is HIGH, DATA is 16-bit and COMMAND is 8-bit.

NEW 3.3/1.2 VOLT FLASH MEMORY

ERASE/WRITE CYCLE
CE-CONTROLLED WRITE/ERASE



▨ DON'T CARE

NOTE: 1. If \overline{BYTE} is LOW, DATA and COMMAND are 8-bit. If \overline{BYTE} is HIGH, DATA is 16-bit and COMMAND is 8-bit.

FLASH MEMORY

1 MEG x 8

3.3V/12V, SYMMETRIC BLOCK

NEW

3.3/12 VOLT FLASH MEMORY

FEATURES

- Sixteen 64KB blocks
- Low power: 120µA standby; 30mA active, MAX
- 3.3V±0.3V read; 12V±5% write/erase
- Address access time: 100ns and 150ns
- Industry-standard pinouts
- READY/BUSY (R/B) output and status register write/erase polling
- High-performance CMOS floating-gate process
- Inputs and outputs are fully TTL-compatible
- Three-state outputs
- Automated write and erase algorithm
- TSOP Packaging option

OPTIONS

- Timing

100ns access	-10
150ns access	-15
- Packages

Plastic SOP (600 mil)	SG
Plastic TSOP Type 1 (10 x 20mm)	VG
- Part Number Example: MT28LF008VG-10

MARKING

GENERAL DESCRIPTION

The MT28LF008 is a nonvolatile, electrically block-erasable (FLASH), programmable read-only memory containing 8,388,608 bits organized as 1,048,576 words by 8 bits. It is fabricated with Micron's advanced 3.3V CMOS floating-gate process.


The MT28LF008 is organized into 16 separately erasable 64KB blocks. Data is read and written on a random access basis, and erased in blocks. To write or erase the device, a super-voltage must be applied to the V_{PP} pin. This provides the necessary voltage and current required to write or erase the cells, and provides additional security against accidental erasure or overwrite. The internal state machine executes all write and erase algorithms and timing to the memory array.

In addition to status register polling, the MT28LF008 provides a READY/BUSY (R/B) output to indicate write and erase completion. Operations are executed by issuing commands from an industry standard command set.


To read the array, the byte address is issued with \overline{CE} and \overline{OE} LOW and WE HIGH. Valid data is output until the next address is issued or until \overline{CE} or \overline{OE} go HIGH.

PIN ASSIGNMENT (Top View)

44-Pin SOP (FA-1)



40-Pin TSOP Type I (FB-1)




NEW
3.3/1.2 VOLT FLASH MEMORY

5/12 VOLT FLASH MEMORY	1
3.3/12 VOLT FLASH MEMORY	2
PACKAGE INFORMATION	3
SALES INFORMATION	4

PACKAGE TYPE	PIN COUNT	PAGE	PACKAGE TYPE	PIN COUNT	PAGE
PLASTIC SOP	44	3-2	PLASTIC TSOP	40	3-3
				56	3-4

44-PIN PLASTIC SOP (600 mil)


FA-1



PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.


**40-PIN PLASTIC TSOP (10mm x 20mm)
FB-1**



PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**56-PIN PLASTIC TSOP (14mm x 20mm)
FB-2**




PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

5/12 VOLT FLASH MEMORY	1
3.3/12 VOLT FLASH MEMORY	2
PACKAGE INFORMATION	3
SALES INFORMATION	4

EXPANDED COMPONENT NUMBERING SYSTEM



AA – PRODUCT LINE IDENTIFIER

Micron Product MT

BB – PRODUCT FAMILY

Flash 28
 DRAM 4
 TPDRAM 43
 SRAM 5
 Synchronous SRAM 58

CC – PROCESS TECHNOLOGY

CMOS C
 Low Voltage CMOS LC
 Flash CMOS F
 Low Voltage Flash CMOS LF

DDDD – DEVICE NUMBER

(Can be modified to indicate variations)

Flash Density, Configuration
 DRAM Width, Density
 TPDRAM Width, Density
 SRAM Total Bits, Width
 Synchronous SRAM Density, Width

E – DEVICE VERSIONS

(Alphabetic characters only; located between D and F when required.)


JEDEC Test Mode (4 Meg DRAM) J
 Errata on Base Part Q

FFF – PACKAGE CODES

PLASTIC

DIP Blank
 DIP (Wide Body) W
 ZIP Z
 LCC EJ
 SOP/SOIC SG
 QFP LG
 TSOP (Type I) VG
 TSOP (Type I, Reversed) XG
 TSOP (Type II) TG
 TSOP (Reversed) RG
 TSOP (Longer) TL
 SOJ DJ
 SOJ (Reversed) DR
 SOJ (Longer) DL

EXPANDED COMPONENT NUMBERING SYSTEM (continued)



SALES INFORMATION

GG – ACCESS TIME

-5	5ns or 50ns
-6	6ns or 60ns
-7	7ns or 70ns
-8	8ns or 80ns
-10	10ns or 100ns
-12	12ns or 120ns
-15	15ns or 150ns
-17	17ns
-20	20ns
-25	25ns
-35	35ns
-45	45ns
-50 (SRAM only)	50ns
-53	53ns
-55	55ns
-70 (SRAM only)	70ns

ZZ ZZ – PROCESSING CODES

(Multiple processing codes are separated by a space and are listed in hierarchical order.)

Example:

A DRAM supporting low power, extended refresh (L); low voltage (V) and the industrial temperature range (IT) would be indicated as V L IT.

Interim	I
Low Voltage	V

ZZ ZZ – PROCESSING CODES (continued)

DRAMs	
Low Power (Extended Refresh)	L
Low Power (Self Refresh)	S
SRAMs	
Low Volt Data Retention	L
Low Power	P
Low Power, Low Volt Data Retention	LP
Flash	
Bottom Boot	B
Top Boot	T
EPI Wafer	E
Commercial Testing	
0°C to +70°C	Blank
-40°C to +85°C	IT
-40°C to +125°C	AT
-55°C to +125°C	XT
Special Processing	
Engineering Sample	ES
Mechanical Sample	MS
Sample Kit*	SK
Tape-and-Reel*	TR
Bar Code*	BC

* Used in device order codes; this code is not marked on device.

ORDER INFORMATION*

Each Micron Quantum Devices component family is manufactured and quality controlled in the U.S.A. at Micron Semiconductor's modern Boise, Idaho, facility employing our low-power, high-performance CMOS silicon-gate process. Micron products are functionally equivalent to other manufacturers' products meeting JEDEC standards. Device functionality is consistently assured over a wider power supply, temperature range and refresh range than specified. Each unit receives continuous system-level testing during many hours of accelerated burn-in prior to final test and shipment. This testing is performed with Micron System Integration's exclusive AMBYX intelligent burn-in and test system.


Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributor nearest you. Micron's policy is to offer prompt, accurate and courteous service while assuring reliability and quality.

Telephone: 208-368-3900
 Fax: 208-368-4431
 Micron DataFax: 208-368-5802
 Customer Comment Line:
 800-932-4992 (U.S.A.)
 01-208-368-3410 (Intl.)

ORDER EXAMPLES


5 VOLT FLASH MEMORY

256K x 16, 512K x 8, 5V, 100ns in Plastic SOP



3.3 VOLT FLASH MEMORY

256K x 16, 512K x 8, 3.3VV, 100ns in Plastic SOP



*For more detailed information, refer to the product numbering charts on pages 4-1 through 4-2.

ALABAMA**Representative**

Southeast Technical Group
101 Washington, Suite 6
Huntsville, AL 35801
Phone - 205-534-2376
Fax - 205-534-2384

Distributors

Anthem Electronics Incorporated
4920 H, Corporate Drive
Huntsville, AL 35805
Phone - 205-890-0302
Phone - 800-359-3531
Fax - 205-890-0130

Hamilton Hallmark
4890 University Square, Suite 1
Huntsville, AL 35816
Phone - 205-837-8700
Phone - 800-572-7236
Fax - 205-830-2565

Pioneer Technologies
4835 University Square, Suite 5
Huntsville, AL 35816
Phone - 205-837-9300
Fax - 205-837-9358

Wyle Laboratories
Tower Building, 2nd Floor
7800 Governors Drive West
Huntsville, AL 35807
Phone - 205-830-1119
Fax - 205-830-1520

ARIZONA**Representative**

Quatra Associates
4645 South Lakeshore Drive, Suite 1
Tempe, AZ 85282
Phone - 602-820-7050
Fax - 602-820-7054

Distributors

Anthem Electronics Incorporated
1555 10th Place, Suite 101
Tempe, AZ 85281
Phone - 602-966-6600
Fax - 602-966-4826

Hamilton Hallmark
4637 South 36th Place
Phoenix, AZ 85040
Phone - 602-437-1200
Phone - 800-352-8489
Fax - 602-437-2348

Pioneer Standard
1438 W. Broadway, Suite B140
Tempe, AZ 85282
Phone - 602-350-9335
Fax - 602-350-9376

Wyle Laboratories
4141 E. Raymond Street, Suite 1
Phoenix, AZ 85040
Phone - 602-437-2088
Fax - 602-437-2124

ARKANSAS**Representative**

Nova Marketing Incorporated
8350 Meadow Road, Suite 174
Dallas, TX 75231
Phone - 214-265-4600
Fax - 214-265-4668

Distributors

Anthem Electronics Incorporated
651 N. Plano Road, Suite 401
Richardson, TX 75081
Phone - 214-238-7100
Fax - 214-238-0237

Hamilton Hallmark
7079 University Blvd.
Winter Park, FL 32792
Phone - 407-657-3300
Fax - 407-678-4414

Pioneer Electronics
13765 Beta Road
Dallas, TX 75244
Phone - 214-386-7300
Fax - 214-490-6419

Wyle Laboratories
1810 N. Greenville Avenue
Richardson, TX 75081
Phone - 214-235-9953
Fax - 214-644-5064

CALIFORNIA**Representatives (Northern California)**

Bay Area Electronic Sales, Inc.
2001 Gateway Place, Suite 315 W
San Jose, CA 95110
Phone - 408-452-8133
Fax - 408-452-8139

Bay Area Electronic Sales, Inc.
9119 Eden Oak Circle
Loomis, CA 95650
Phone - 916-652-6777
Fax - 916-652-5678

Representatives (Southern California)

Micron Sales Southwest, Inc.
5060 Shoreham Place, Suite 200
San Diego, CA 92122
Phone - 619-458-5859
Fax - 619-453-0034

Micron Sales Southwest, Inc.
5100 Campus Drive, Suite 200
Newport Beach, CA 92660
Phone - 714-724-8080
Fax - 714-724-8090

Distributors

Anthem Electronics Incorporated
1160 Ridder Park Drive
San Jose, CA 95131
Phone - 408-453-1200
Fax - 408-441-4500

Anthem Electronics Incorporated
9131 Oakdale Avenue
Chatsworth, CA 91311
Phone - 818-700-1000
Fax - 818-775-1302

Anthem Electronics Incorporated
1 Old Field Drive
East Irvine, CA 92718-2809
Phone - 714-768-4444
Fax - 714-768-6456

Anthem Electronics Incorporated
580 Menlo Drive, Suite 8
Rocklin, CA 95677
Phone - 916-624-9744
Fax - 916-624-9750

Anthem Electronics Incorporated
9369 Carroll Park Drive
San Diego, CA 92121
Phone - 619-453-9005
Fax - 619-546-7893

Hamilton Hallmark
3170 Pullman Street
Costa Mesa, CA 92626
Phone - 714-641-4100
Fax - 714-641-4122

Hamilton Hallmark
580 Menlo Drive, Suite 2
Rocklin, CA 95675
Phone - 916-624-9781
Fax - 916-961-0922

Hamilton Hallmark
4545 Viewridge Avenue
San Diego, CA 92123
Phone - 619-571-7540
Fax - 619-277-6136

Hamilton Hallmark
2105 Lundy Avenue
San Jose, CA 95131-1849
Phone - 408-435-3500
Fax - 408-435-3535

Hamilton Hallmark
21150 Califa Street
Woodland Hills, CA 91367
Phone - 818-594-0404
Fax - 818-594-8234

Pioneer Standard
4370 LaJolla Drive, 4th Floor
San Diego, CA 92122
Phone - 619-546-4706
Fax - 619-535-8154

Pioneer Technologies
134 Rio Robles
San Jose, CA 95134
Phone - 408-954-9100
Fax - 408-954-9113

Pioneer Standard
217 Technology Drive, Suite 110
Irvine, CA 92718
Phone - 714-753-5500
Fax - 714-753-5074

Wyle Laboratories
3000 Bowers Avenue
Santa Clara, CA 95051
Phone - 408-727-2500
Fax - 408-988-3479

Wyle Laboratories
17872 Cowan Avenue
Irvine, CA 92714
Phone - 714-863-9953
Fax - 714-863-0473

Wyle Laboratories
2951 Sunrise Blvd., Suite 175
Rancho Cordova, CA 95742
Phone - 916-638-5282
Fax - 916-638-1491

Wyle Laboratories
9525 Chesapeake Drive
San Diego, CA 92123
Phone - 619-565-9171
Fax - 619-565-0512

Wyle Laboratories
26010 Mureau Road, Suite 150
Calabasas, CA 91302
Phone - 818-880-9000
Fax - 818-880-5510

CANADA**Representatives**

Clark-Hurman Associates
20 Regan Road, Unit 14
Brampton, Ontario L7A 1C3
Phone - 905-840-6066
Fax - 905-840-6091

Clark-Hurman Associates
308 Palladium Drive, Suite 200
Kanata, Ontario K2B 1A1
Phone - 613-599-5626
Fax - 613-599-5707

Clark-Hurman Associates
78 Donegani, Suite 200
Pointe Claire, Quebec H9R 2V4
Phone - 514-426-0453
Fax - 514-426-0455

Distributors

Hamilton Hallmark
8610 Commerce Court
Burnaby, BC V5A 4N6
Phone - 604-420-4101
Fax - 604-420-5376

Hamilton Hallmark
151 Superior Blvd., Unit 1-6
Mississauga, Ontario L5T 2L1
Phone - 416-564-6060
Fax - 416-564-6033

Hamilton Hallmark
190 Colonnade Road
Nepean, Ontario K2E 7J5
Phone - 613-226-1700
Fax - 613-226-1184

Hamilton Hallmark
Suite 600 7575 Transcanada Hwy.
Ville St. Laurent, Quebec H4T 1V6
Phone - 514-335-1000
Fax - 514-335-2481

Pioneer Standard
3415 American Drive
Mississauga, Ontario L4V 1T6
Phone - 905-405-8300
Fax - 905-405-6423

COLORADO**Representative**

Wescom Marketing
4860 Ward Road
Wheatridge, CO 80033
Phone - 303-422-8957
Fax - 303-422-9892

Distributors

Anthem Electronics Incorporated
373 Inverness Drive
Englewood, CO 80112
Phone - 303-790-4500
Fax - 303-790-4532

Hamilton Hallmark
12503 E. Euclid Drive, Suite 20
Englewood, CO 80111
Phone - 303-790-1662
Fax - 303-790-4991

Wyle Laboratories
451 E. 124th Street
Thornton, CO 80241
Phone - 303-457-9953
Fax - 303-457-4831

CONNECTICUT**Representative**

Advanced Tech Sales Incorporated
Westview Office Park
Building 2, Suite 1C
850 N. Main Street Extension
Wallingford, CT 06492
Phone - 508-664-0888
Fax - 508-664-5503

Distributors

Anthem Electronics Incorporated
61 Mattatuck Heights
Waterbury, CT 06705
Phone - 203-575-1575
Fax - 203-596-3232

Hamilton Hallmark
125 Commerce Court, Unit 6
Cheshire, CT 06410
Phone - 203-271-2844
Fax - 203-272-1704

Pioneer Standard
#2 Trap Falls Road
Shelton, CT 06484
Phone - 203-929-5600
Fax - 203-929-9791

Wyle Laboratories
20 Chapin Road, Bldg. 1013
Pinebrook, NJ 07058
Phone - 201-882-8358
Phone - 800-862-9953
Fax - 201-882-9109

DELAWARE**Representative**

Omega Electronic Sales Inc.
Four Neshaminy Interplex, Suite 101
Trevose, PA 19053
Phone - 215-244-4000
Fax - 215-244-4104

Distributors

Pioneer Technologies
500 Enterprise Road
Horsham, PA 19044
Phone - 215-674-4000
Fax - 215-674-3107

Wyle Laboratories
815 Eastgate Drive
Mt. Laurel, NJ 08054
Phone - 609-439-9110
Fax - 609-439-9020

DISTRICT OF COLUMBIA**Representative**

Electronic Engineering & Sales, Inc.
305 Kramer Road
Pasadena, MD 21122
Phone - 410-255-9686
Fax - 410-255-9688

Distributors

Anthem Electronics Incorporated
7168 A Columbia Gateway Drive
Columbia, MD 21046-2101
Phone - 301-995-6640
Fax - 301-381-4379

Hamilton Hallmark
10240 Old Columbia Road
Columbia, MD 21046
Phone - 410-988-9800
Fax - 410-381-2036

Pioneer Technologies
9100 Gaither Road
Gaithersburg, MD 20877
Phone - 301-921-0660
Fax - 301-921-3852

Wyle Laboratories
9101 Guilford Road, Suite 120
Columbia, MD 21046
Phone - 301-490-2170
Fax - 301-490-2190

FLORIDA**Representatives**

Photon Sales, Inc.
1600 Sarno Road, Suite 21
Melbourne, FL 32935
Phone - 407-259-8999
Fax - 407-259-1323

Photon Sales, Inc.
715 Florida Street
Orlando, FL 32806
Phone - 407-896-6064
Fax - 407-896-6197

Distributors

Anthem Electronics Incorporated
598 S. Northlake Blvd., Suite 1024
Altamonte Springs, FL 32701
Phone - 407-831-0007
Fax - 407-831-6990

Anthem Electronics Incorporated
5200 N.W. 33rd Avenue, Suite 206
Ft. Lauderdale, FL 33309
Phone - 305-484-0990
Fax - 305-484-0951

Hamilton Hallmark
3350 NW 53rd Street, Suite 105-107
Ft. Lauderdale, FL 33309
Phone - 305-484-5482
Fax - 305-484-2995

Hamilton Hallmark
10491 72nd Street North
Largo, FL 34647
Phone - 813-541-7440
Phone - 800-282-9350
Fax - 813-544-4394

Hamilton Hallmark
7079 University Blvd.
Winter Park, FL 32792
Phone - 407-657-3300
Fax - 407-678-4414

Pioneer Technologies
337 South-North Lake, Suite 1000
Altamonte Springs, FL 32701
Phone - 407-834-9090
Fax - 407-834-0865

Pioneer Technologies
674 S. Military Trail
Deerfield Beach, FL 33442
Phone - 305-428-8877
Fax - 305-481-2950

Wyle Laboratories
1000 112th Circle North, Suite 800
St. Petersburg, FL 33716
Phone - 813-576-3004
Fax - 813-579-1518

Wyle Laboratories
600 W. Hillsboro, Suite 300
Deerfield Beach, FL 33441
Phone - 305-420-0500
Fax - 305-428-2134

GEORGIA**Representative**

Southeast Technical Group
3500 Parkway Lane, Suite 420
Norcross, GA 30092
Phone - 404-416-6336
Fax - 404-416-6433

Distributors

Hamilton Hallmark
3425 Corporate Way, Suite A and G
Duluth, GA 30136-2552
Phone - 404-623-4400
Fax - 404-476-8806

Pioneer Technologies
4250 C Rivergreen Parkway
Duluth, GA 30136
Phone - 404-623-1003
Fax - 404-623-0665

Wyle Laboratories
6025 The Corners Pkwy, Suite 111
Norcross, GA 30092
Phone - 404-441-9045
Fax - 404-441-9086

HAWAII**Representatives**

Bay Area Electronics Sales, Inc.
2001 Gateway Place, Suite 315
San Jose, CA 95110
Phone - 408-452-8133
Fax - 408-452-8139

Bay Area Electronics Sales, Inc.
5711 Reinhold Street
Fair Oaks, CA 95628
Phone - 916-863-0563
Fax - 916-863-0615

Distributors

Anthem Electronics Incorporated
1160 Ridder Park Drive
San Jose, CA 95131
Phone - 408-453-1200
Fax - 408-441-4500

Hamilton Hallmark
2105 Lundy Avenue
San Jose, CA 95131-1849
Phone - 408-435-3500
Fax - 408-435-3535

Wyle Laboratories
3000 Bowers Avenue
Santa Clara, CA 95051
Phone - 408-727-2500
Fax - 408-988-3479

IDAHO

Representative

Contact Micron Semiconductor, Inc.
Component Sales
Phone - 208-368-3900
Fax - 208-368-3488
Micron DataFax - 208-368-5800

Distributors

Anthem Electronics Incorporated
1279 West 2200 South
Salt Lake City, UT 84119
Phone - 801-973-8555
Fax - 801-973-8909

Hamilton Hallmark
2105 Lundy Avenue
San Jose, CA 95131-1849
Phone - 408-435-3500
Fax - 408-435-3535

Wyle Laboratories
1325 West 2200 South, Suite E
Salt Lake City, UT 84119
Phone - 801-974-9953
Fax - 801-972-2524

ILLINOIS

Representatives

Advanced Technical Sales (S. IL)
13755 St. Charles Rock Road
Bridgeton, MO 63044
Phone - 314-291-5003
Fax - 314-291-7958

Industrial Representatives, Inc. (N. IL)
8430 Gross Point Road
Skokie, IL 60077
Phone - 708-967-8430
Fax - 708-967-5903

Distributors

Anthem Electronics Incorporated
1300 Remington, Suite A
Schaumburg, IL 60173
Phone - 708-884-0200
Fax - 708-884-0480

Hamilton Hallmark
1130 Thorndale Avenue
Bensenville, IL 60106
Phone - 708-860-7780
Fax - 708-860-8530

Pioneer Standard
2171 Executive Drive, Suite 200
Addison, IL 60101
Phone - 708-495-9680
Fax - 708-495-9831

Wyle Laboratories
2055 Army Trail Road, Suite 140
Addison, IL 60101
Phone - 708-620-0969
Fax - 708-620-1610

INDIANA

Representatives

Scott Electronics, Inc. (S. IN)
7321 Shadeland Station, Suite 256
Indianapolis, IN 46256
Phone - 317-841-0010
Fax - 317-841-0107

Scott Electronics, Inc. (N. IN)
Lima Valley Office Village
8109 Lima Road
Fort Wayne, IN 46818
Phone - 219-489-5690
Fax - 219-489-1842

Distributors

Hamilton Hallmark
4275 W. 96th Street
Indianapolis, IN 46268
Phone - 317-872-8875
Phone - 800-829-0146
Fax - 317-876-7165

Pioneer Standard
9350 N. Priority Way, West Drive
Indianapolis, IN 46240
Phone - 317-573-0880
Fax - 317-573-0979

IOWA

Representative

Advanced Technical Sales
375 Collins Road N.E.
Cedar Rapids, IA 52402
Phone - 319-393-8280
Fax - 319-393-7258

Distributors

Anthem Electronics Incorporated
7690 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-5454
Fax - 612-944-3045

Hamilton Hallmark
1130 Thorndale Avenue
Bensenville, IL 60106
Phone - 708-860-7780
Fax - 708-860-8530

Hamilton Hallmark
9401 James Avenue South, Suite 140
Bloomington, MN 55431
Phone - 612-881-2600
Fax - 612-881-9461

Pioneer Standard
7625 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-3355
Fax - 612-944-3794

Wyle Laboratories
1821 Walden Office Square, Suite 332
Schaumburg, IL 60173
Phone - 708-303-1040
Fax - 708-303-1055

KANSAS

Representative

Advanced Technical Sales
601 N. Mur-Len, Suite 8
Olathe, KS 66062
Phone - 913-782-8702
Fax - 913-782-8641

Distributors

Hamilton Hallmark
10809 Lakeview Avenue
Lenexa, KS 66215
Phone - 913-888-4747
Phone - 800-332-4375
Fax - 913-888-0523
Fax - 800-255-6946

Pioneer Electronics
111 Westport Plaza, Suite 625
St. Louis, MO 63146
Phone - 314-542-3077
Fax - 314-542-3078

KENTUCKY**Representative**

Scott Electronics, Inc.
10901 Reed-Hartman Hwy., Suite 301
Cincinnati, OH 45242-2821
Phone - 513-791-2513
Fax - 513-791-8059

Distributors

Hamilton Hallmark
1847 Mercer Road, Suite G
Lexington, KY 40511
Phone - 800-327-4426 (IBM)
Phone - 800-525-0068 (DEC)

Pioneer Standard (W. KY)
9350 N. Priority Way, W. Drive
Indianapolis, IN 46240
Phone - 317-573-0880
Fax - 317-573-0979

Pioneer Standard (E. KY)
4433 Interpoint Blvd.
Dayton, OH 45424
Phone - 513-236-9900
Fax - 513-236-8133

LOUISIANA**Representative**

Nova Marketing Incorporated
8350 Meadow Road, Suite 174
Dallas, TX 75231
Phone - 214-265-4600
Fax - 214-265-4668

Distributors

Anthem Electronics
651 N. Plano Road, Suite 401
Richardson, TX 75081
Phone - 214-238-7100
Fax - 214-238-0237

Hamilton Hallmark
11420 Pagemill Road
Dallas, TX 75243
Phone - 214-553-4300
Fax - 214-553-4395

Pioneer Electronics
13765 Beta Road
Dallas, TX 75244
Phone - 214-386-7300
Fax - 214-490-6419

Wyle Laboratories
1810 N. Greenville Avenue
Richardson, TX 75081
Phone - 214-235-9953
Fax - 214-644-5064

MAINE**Representative**

Advanced Tech Sales Inc.
348 Park Street, Suite 102
North Reading, MA 01864
Phone - 508-664-0888
Fax - 508-664-5503

Distributors

Anthem Electronics Incorporated
36 Jonspin Road
Wilmington, MA 01887
Phone - 508-657-5170
Fax - 508-657-6008

Hamilton Hallmark
10P Centennial Drive
Peabody, MA 01960
Phone - 508-532-9808
Fax - 508-532-9713

Pioneer Standard
44 Hartwell Avenue
Lexington, MA 02173
Phone - 617-861-9200
Fax - 617-863-1547

Wyle Laboratories
15 3rd Avenue
Burlington, MA 01803
Phone - 617-272-7300
Fax - 617-272-6809

MARYLAND**Representative**

Electronic Engineering & Sales, Inc.
305 Kramer Road
Pasadena, MD 21122
Phone - 410-255-9686
Fax - 410-255-9688

Distributors

Anthem Electronics Incorporated
7168 A Columbia Gateway Drive
Columbia, MD 21046-2101
Phone - 410-995-6640
Fax - 410-290-9862

Hamilton Hallmark
10240 Old Columbia Road
Columbia, MD 21046
Phone - 410-988-9800
Fax - 410-381-2036

Pioneer Technologies
9100 Gaither Road
Gaithersburg, MD 20877
Phone - 301-921-0660
Fax - 301-921-3852

Wyle Laboratories
7180 Columbia Gateway Drive, Suite 100
Columbia, MD 21046
Phone - 410-312-4844
Fax - 410-312-4953

MASSACHUSETTS**Representative**

Advanced Tech Sales, Inc.
348 Park Street, Suite 102
North Reading, MA 01864
Phone - 508-664-0888
Fax - 508-664-5503

Distributors

Anthem Electronics Incorporated
36 Jonspin Road
Wilmington, MA 01887
Phone - 508-657-5170
Fax - 508-657-6008

Hamilton Hallmark
10P Centennial Drive
Peabody, MA 01960
Phone - 508-532-9808
Fax - 508-532-9713

Pioneer Standard
44 Hartwell Avenue
Lexington, MA 02173
Phone - 617-861-9200
Fax - 617-863-1547

Wyle Laboratories
5 Oak Park Drive
Bedford, MA 01730
Phone - 617-271-9953
Fax - 617-275-3687

Wyle Laboratories
15 3rd Avenue
Burlington, MA 01803
Phone - 617-272-7300
Fax - 617-272-6809

MICHIGAN**Representative**

Rathsburg Associates Incorporated
41100 Bridge Street
Novi, MI 48375
Phone - 810-615-4000
Fax - 810-615-4001

Distributors

Hamilton Hallmark
41650 Gardenbrook Road, Suite 100
Novi, MI 49418
Phone - 313-347-4271
Fax - 313-347-4021

Hamilton Hallmark
44191 Plymouth Oaks Blvd. #1300
Plymouth, MI 48170
Phone - 313-416-5800
Phone - 800-767-9654
Fax - 313-416-5811

Pioneer Standard
4505 Broadmoor Avenue, S.E.
Grand Rapids, MI 49512
Phone - 616-698-1800
Fax - 616-698-1831

Pioneer Standard
44190 Plymouth Oaks Blvd.
Plymouth, MI 48170
Phone - 313-416-2157
Fax - 313-416-2415

Wyle Laboratories
150 N. Patrick Blvd., Suite 150
Brookfield, WI 53045
Phone - 414-879-0434
Phone - 800-867-9953
Fax - 414-879-0474

MINNESOTA

Representative

High Technology Sales Associates
4801 W. 81st Street, Suite 115
Bloomington, MN 55437
Phone - 612-844-9933
Fax - 612-844-9930

Distributors

Anthem Electronics Incorporated
7646 Golden Triangle Drive, Suite 160
Eden Prairie, MN 55344
Phone - 612-944-5454
Fax - 612-944-3045

Hamilton Hallmark
9401 James Avenue South, Suite 140
Bloomington, MN 55431
Phone - 612-881-2600
Fax - 612-881-9461

Pioneer Standard
7625 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-3355
Fax - 612-944-3794

Wyle Laboratories
1325 East 79th Street, Suite 1
Bloomington, MN 55425
Phone - 612-853-2280
Fax - 612-853-2298

MISSISSIPPI

Representative

Southeast Technical Group
4315 Hwy., 39 North
Northwood Place, Suite 3L
Meridian, MS 39305
Phone - 601-485-7055
Fax - 601-485-7063

Distributors

Anthem Electronics
Executive Office Center
600 Boulevard South, Suite 104H
Huntsville, AL 35802
Phone - 205-883-3519
Fax - 205-883-3532

Hamilton Hallmark
7079 University Blvd.
Winter Park, FL 32792
Phone - 407-657-3300
Fax - 407-678-4414

Pioneer Technologies
4835 University Square, Suite 5
Huntsville, AL 35816
Phone - 205-837-9300
Fax - 205-837-9358

Wyle Laboratories
Tower Building, 2nd Floor
7800 Governors Drive West
Huntsville, AL 35807
Phone - 205-830-1119
Fax - 205-830-1520

MISSOURI

Representative

Advanced Technical Sales
13755 St. Charles Rock Road
Bridgeton, MO 63044
Phone - 314-291-5003
Fax - 314-291-7958

Distributors

Hamilton Hallmark
3783 Rider Trail South
Earth City, MO 63045
Phone - 314-291-5350
Fax - 314-291-0362

Pioneer Standard
111 Westport Plaza, Suite 625
St. Louis, MO 63146
Phone - 314-542-3077
Fax - 314-542-3078

Wyle Laboratories
1821 Walden Office Square, Suite 332
Schaumburg, IL 60173
Phone - 708-303-1040
Fax - 708-303-1055

MONTANA

Representative

Contact Micron Semiconductor, Inc.
Component Sales
Phone - 208-368-3900
Fax - 208-368-3488
Micron DataFax - 208-368-5800

Distributor

Hamilton Hallmark
2105 Lundy Avenue
San Jose, CA 95131-1849
Phone - 408-435-3500
Fax - 408-435-3535

NEBRASKA

Representative

Advanced Technical Sales
601 North Mur-Len, Suite 8
Olathe, KS 66062
Phone - 913-782-8702
Fax - 913-782-8641

Distributors

Hamilton Hallmark
1130 Thorndale Avenue
Bensenville, IL 60106
Phone - 708-860-7780
Fax - 708-860-8530

Wyle Laboratories
451 E. 124th Street
Thornton, CO 80241
Phone - 303-457-9953
Fax - 303-457-4831

NEVADA

Representatives

Bay Area Electronics Sales, Inc.
2001 Gateway Place, Suite 315 W.
San Jose, CA 95110
Phone - 408-452-8133
Fax - 408-452-8139

Quatra Associates (Clark County)
4645 S. Lakeshore Drive, Suite 1
Tempe, AZ 85282
Phone - 602-820-7050
Fax - 602-820-7054

Distributors

Anthem Electronics Incorporated
580 Menlo Drive, Suite 8
Rocklin, CA 95677
Phone - 916-624-9744
Fax - 916-624-9750

Hamilton Hallmark
2105 Lundy Avenue
San Jose, CA 95131-1849
Phone - 408-435-3500
Fax - 408-435-3535

Wyle Laboratories
2951 Sunrise Blvd., Suite 175
Rancho Cordova, CA 95742
Phone - 916-638-5282
Fax - 916-638-1491

NEW HAMPSHIRE**Representative**

Advanced Tech Sales Inc.
348 Park Street, Suite 102
North Reading, MA 01864
Phone - 508-664-0888
Fax - 508-664-5503

Distributors

Anthem Electronics Incorporated
36 Jonspin Road
Wilmington, MA 01887
Phone - 508-657-5170
Fax - 508-657-6008

Hamilton Hallmark
10P Centennial Drive
Peabody, MA 01960
Phone - 508-532-9808
Fax - 508-532-9713

Pioneer Standard
44 Hartwell Avenue
Lexington, MA 02173
Phone - 617-861-9200
Fax - 617-863-1547

NEW JERSEY**Representatives**

Omega Electronic Sales Inc.
Four Neshaminy Interplex, Suite 101
Trevose, PA 19053
Phone - 215-244-4000
Fax - 215-244-4104

Parallax, Inc. (N. NJ)
734 Walt Whitman Road
Melville, NY 11747
Phone - 516-351-1000
Fax - 516-351-1606

Distributors

Anthem Electronics Incorporated
355 Business Center Drive
Horsham, PA 19044
Phone - 215-443-5150
Fax - 215-675-9875

Anthem Electronics Incorporated
26 Chapin Road, Unit K
Pine Brook, NJ 07058
Phone - 201-227-7960
Fax - 201-227-9246

Hamilton Hallmark
1 Keystone Avenue, Bldg. #36
Cherry Hill, NJ 08003
Phone - 609-424-0110
Fax - 609-751-2552

Hamilton Hallmark
10 Lanidex Plaza West
Parsippany, NJ 07054
Phone - 201-515-5300
Fax - 201-515-1601

Pioneer Standard
14A Madison Road
Fairfield, NJ 07006
Phone - 201-575-3510
Fax - 201-575-3454

Pioneer Technologies
500 Enterprise Road
Horsham, PA 19044
Phone - 215-674-4000
Fax - 215-674-3107

Wyle Laboratories
20 Chapin Road, Bldg. 1013
Pinebrook, NJ 07058
Phone - 201-882-8358
Phone - 800-862-9953
Fax - 201-882-9109

Wyle Laboratories
815 Eastgate Drive
Mt. Laurel, NJ 08054
Phone - 609-439-9110
Fax - 609-439-9020

NEW MEXICO**Representative**

Quatra Associates Incorporated
600 Autumnwood Place, S.E.
Albuquerque, NM 87123
Phone - 505-296-6781
Fax - 505-292-2092

Distributors

Anthem Electronics Incorporated
1555 W. 10th Place, Suite 101
Tempe, AZ 85281
Phone - 602-966-6600
Fax - 602-966-4826

Hamilton Hallmark
4637 South 36th Place
Phoenix, AZ 85040
Phone - 602-437-1200
Phone - 800-528-8471
Fax - 602-437-2348

Wyle Laboratories
4141 E. Raymond Street, Suite 1
Phoenix, AZ 85040
Phone - 602-437-2088
Fax - 602-437-2124

NEW YORK**Representatives**

Electra Sales Corporation
333 Metro Park, Suite M103
Rochester, NY 14623
Phone - 716-427-7860
Fax - 716-427-0614

Electra Sales Corporation
6700 Old Collamer Road
East Syracuse, NY 13057
Phone - 315-463-1248
Fax - 315-463-1717

Parallax, Inc.
734 Walt Whitman Road
Melville, NY 11747
Phone - 516-351-1000
Fax - 516-351-1606

Distributors

Anthem Electronics-Military
47 Mall Drive
Commack, NY 11725-5703
Phone - 516-864-6600
Fax - 516-493-2244

Anthem Electronics Incorporated
26 Chapin Road, Unit K
Pinebrook, NJ 07058
Phone - 201-227-7960
Fax - 201-227-9246

Hamilton Hallmark
3075 Veterans Memorial Hwy.
Ronkonkoma, NY 11779
Phone - 516-737-0600
Fax - 516-737-0838

Hamilton Hallmark
933A Motor Parkway
Hauppauge, NY 11788
Phone - 516-434-7470
Fax - 516-434-7491

Hamilton Hallmark
1057 East Henrietta Road
Rochester, NY 14623
Phone - 716-475-9130
Phone - 800-462-6440
Fax - 716-475-9119

Pioneer Standard
1249 Front Street, #201
Binghamton, NY 13905-1117
Phone - 607-722-9300
Fax - 607-722-9562

Pioneer Standard
14A Madison Road
Fairfield, NJ 07006
Phone - 201-575-3510
Fax - 201-575-3454

Pioneer Standard
840 Fairport Park
Fairport, NY 14450
Phone - 716-381-7070
Fax - 716-381-5955

Pioneer Standard
60 Crossways Park West
Woodbury, NY 11797
Phone - 516-921-8700
Fax - 516-921-2143

Wyle Laboratories
20 Chapin Road, Bldg. 1013
Pinebrook, NJ 07058
Phone - 201-882-8358
Phone - 800-862-9953
Fax - 201-882-9109

NORTH CAROLINA

Representatives

Southeast Technical Group
4408 Ennismore Circle
Raleigh, NC 27613
Phone - 919-781-9857
Fax - 919-420-0274

Southeast Technical Group
1401 N. Arendell Avenue
Zebulon, NC 27597
Phone - 919-269-5589
Fax - 919-269-5670

Distributors

Hamilton Hallmark
5234 Green's Dairy Road
Raleigh, NC 27604
Phone - 919-872-0712
Fax - 919-878-8729

Pioneer Technologies
2200 Gateway Center Blvd., Suite 215
Morrisville, NC 27560
Phone - 919-460-1530
Fax - 919-460-1540

NORTH DAKOTA

Representative

High Technology Sales Associates
4801 W. 81st Street, Suite 115
Bloomington, MN 55437
Phone - 612-844-9933
Fax - 612-844-9930

Distributors

Anthem Electronics Incorporated
7646 Golden Triangle Drive, Suite 160
Eden Prairie, MN 55344
Phone - 612-944-5454
Fax - 612-944-3045

Hamilton Hallmark
9401 James Avenue South, Suite 140
Bloomington, MN 55431
Phone - 612-881-2600
Fax - 612-881-9461

Pioneer Standard
7625 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-3355
Fax - 612-944-3794

Wyle Laboratories
1325 E 79th Street, Suite 1
Bloomington, MN 55425
Phone - 612-853-2280
Fax - 612-853-2298

OHIO

Representatives

Scott Electronics, Inc.
30 Alpha Park
Cleveland, OH 44143-2240
Phone - 216-473-5050
Fax - 216-473-5055

Scott Electronics, Inc.
6728 Loop Road, Suite 202
Centerville, OH 45459
Phone - 513-291-9910
Fax - 513-291-9022

Scott Electronics, Inc.
916 Eastwind Drive
Westerville, OH 43081-3379
Phone - 614-882-6100
Fax - 614-882-0900

Scott Electronics, Inc.
10901 Reed-Hartman Hwy., Suite 301
Cincinnati, OH 45242-2821
Phone - 513-791-2513
Fax - 513-791-8059

Distributors

Hamilton Hallmark
5821 Harper Road
Solon, OH 44139
Phone - 216-498-1100
Fax - 216-248-4803

Hamilton Hallmark
777 Dearborn Park Lane, Suite L
Worthington, OH 43085
Phone - 614-888-3313
Fax - 614-888-0767

Hamilton Hallmark
7760 Washington Village Drive
Dayton, OH 45459
Phone - 513-439-6735
Phone - 800-423-4688
Fax - 513-439-6711

Pioneer Standard
4800 E. 131st Street
Cleveland, OH 44105
Phone - 216-587-3600
Fax - 216-587-3906

Pioneer Standard
4433 Interpoint Blvd.
Dayton, OH 45424
Phone - 513-236-9900
Fax - 513-236-8133

Pioneer Standard
6421 E. Main Street, Suite 201
Reynoldsburg, OH 43608
Phone - 614-221-0043
Fax - 614-759-1955

Wyle Laboratories
1821 Walden Office Square, Suite 332
Schaumburg, IL 60173
Phone - 708-303-1040
Fax - 708-303-1055

OKLAHOMA**Representative**

Nova Marketing Incorporated
8125D E. 51st Street, Suite 1339
Tulsa, OK 74145
Phone - 918-660-5105
Fax - 918-357-3450

Distributors

Hamilton Hallmark
5411 S. 125th East Avenue, Suite 305
Tulsa, OK 74146
Phone - 918-254-6110
Fax - 918-254-6207

Pioneer Standard
9717 E. 42nd Street, Suite 105
Tulsa, OK 74146
Phone - 918-665-7840
Fax - 918-665-1891

OREGON**Representative**

Micron Sales Northwest, Inc.
AmberGlen Business Center
1600 N.W. Compton Drive, Suite 206
Beaverton, OR 97006
Phone - 503-531-2010
Fax - 503-531-2011

Distributors

Anthem Electronics Incorporated
9090 S.W. Gemini Drive
Beaverton, OR 97005
Phone - 503-643-1114
Fax - 503-626-7928

Hamilton Hallmark
9750 S.W. Nimbus Avenue
Beaverton, OR 97005
Phone - 503-526-6200
Fax - 503-641-5939

Pioneer Technologies
8905 Nimbus Avenue S.E., Suite 160
Beaverton, OR 97005
Phone - 503-626-7300
Fax - 503-626-5300

Wyle Laboratories
9640 Sunshine Court, Suite 200, Bldg. G
Beaverton, OR 97005
Phone - 503-643-7900
Fax - 503-646-5466

PENNSYLVANIA**Representatives**

Omega Electronic Sales Incorporated (E. PA)
Four Neshaminy Interplex, Suite 101
Trevose, PA 19053
Phone - 215-244-4000
Fax - 215-244-4104

Scott Electronics, Inc. (W. PA)
916 Eastwind Drive
Westerville, OH 43081-3379
Phone - 614-882-6100
Fax - 614-882-0900

Distributors

Anthem Electronics Incorporated
355 Business Center Drive
Horsham, PA 19044
Phone - 215-443-5150
Fax - 215-675-9875

Hamilton Hallmark (W. PA)
5821 Harper Road
Solon, OH 44139
Phone - 216-498-1100
Fax - 216-248-4803

Pioneer Technologies
500 Enterprise Road
Horsham, PA 19044
Phone - 215-674-4000
Fax - 215-674-3107

Pioneer Technologies (W. PA)
259 Kappa Drive
Pittsburgh, PA 15238
Phone - 412-782-2300
Fax - 412-963-8255

Wyle Laboratories
815 Eastgate Drive
Mt. Laurel, NJ 08054
Phone - 609-439-9110
Fax - 609-439-9020

PUERTO RICO**Representative**

Photon Sales, Inc.
1600 Sarno Road, Suite 21
Melbourne, FL 32935
Phone - 407-259-8999
Fax - 407-259-1323

Distributors

Anthem Electronics
5200 N.W. 33rd Avenue, Suite 206
Ft. Lauderdale, FL 33309
Phone - 305-484-0900
Fax - 305-484-0951

Pioneer Technologies
674 S. Military Trail
Deerfield Beach, FL 33442
Phone - 305-428-8877
Fax - 305-481-2950

Wyle Laboratories
600 West Hillsboro, Suite 300
Deerfield Beach, FL 33441
Phone - 305-420-0500
Fax - 305-428-2134

RHODE ISLAND**Representative**

Advanced Tech Sales Inc.
348 Park Street, Suite 102
North Reading, MA 01864
Phone - 508-664-0888
Fax - 508-664-5503

Distributors

Anthem Electronics Incorporated
61 Mattatuck Heights
Waterbury, CT 06705
Phone - 203-575-1575
Fax - 203-596-3232

Hamilton Hallmark
125 Commerce Court, Unit 6
Cheshire, CT 06410
Phone - 203-271-2844
Fax - 203-272-1704

Pioneer Standard
112 Main Street
Norwalk, CT 06851
Phone - 203-853-1515
Fax - 203-838-9901

SOUTH CAROLINA**Representative**

Southeast Technical Group
1401 N. Arendell Avenue
Zebulon, NC 27597
Phone - 919-269-5589
Fax - 919-269-5670

Distributors

Hamilton Hallmark
5234 Green's Dairy Road
Raleigh, NC 27604
Phone - 919-872-0712
Fax - 919-878-8729

Pioneer Technologies
9401 L. Southern Pine Blvd.
Charlotte, NC 28273
Phone - 704-526-8188
Fax - 704-522-8564

Pioneer Technologies
2810 Meridian Parkway, Suite 148
Durham, NC 27713
Phone - 919-544-5400
Fax - 919-544-5885

SOUTH DAKOTA**Representative**

High Technology Sales Associates
4801 W. 81st Street, Suite 115
Bloomington, MN 55437
Phone - 612-844-9933
Fax - 612-844-9930

Distributors

Anthem Electronics Incorporated
7646 Golden Triangle Drive, Suite 160
Eden Prairie, MN 55344
Phone - 612-944-5454
Fax - 612-944-3045

Hamilton Hallmark
9401 James Avenue South, Suite 140
Bloomington, MN 55431
Phone - 612-881-2600
Fax - 612-881-9461

Pioneer Standard
7625 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-3355
Fax - 612-944-3794

Wyle Laboratories
1325 East 79th Street, Suite 1
Bloomington, MN 55425
Phone - 612-853-2280
Fax - 612-853-2298

TENNESSEE**Representative**

Southeast Technical Group
101 Washington, Suite 6
Huntsville, AL 35801
Phone - 205-534-2376
Fax - 205-534-2384

Distributors

Hamilton Hallmark
3425 Corporate Way, Suite A and G
Duluth, GA 30136-2552
Phone - 404-623-4400
Fax - 404-476-8806

Pioneer Technologies
4835 University Square, Suite 5
Huntsville, AL 35816
Phone - 205-837-9300
Fax - 205-837-9358

Wyle Laboratories
Tower Building, 2nd Floor
7800 Governors Drive West
Huntsville, AL 35807
Phone - 205-830-1119
Fax - 205-830-1520

TEXAS**Representatives**

Nova Marketing Incorporated
8350 Meadow Road, Suite 174
Dallas, TX 75231
Phone - 214-265-4600
Fax - 214-265-4668

Nova Marketing Incorporated
10701 Corporate Drive, Suite 140
Stafford, TX 77477
Phone - 713-240-6082
Fax - 713-240-6094

Nova Marketing Incorporated
8310 Capitol of Texas Hwy. North, Suite 180
Austin, TX 78731
Phone - 512-343-2321
Fax - 512-343-2487

Quatra Associates, Inc. (El Paso, TX)
600 Autumnwood Place, S.E.
Albuquerque, NM 87123
Phone - 505-296-6781
Fax - 505-292-2092

Distributors

Anthem Electronics Incorporated
651 N. Plano Road, Suite 401
Richardson, TX 75081
Phone - 214-238-7100
Fax - 214-238-0237

Anthem Electronics Incorporated
14050 Summit Drive, Suite 119
Austin, TX 78728
Phone - 512-388-0049
Fax - 512-388-0271

Hamilton Hallmark
12211 Technology Blvd.
Austin, TX 78727
Phone - 512-258-8848
Fax - 512-258-3777

Hamilton Hallmark
11420 Pagemill Road
Dallas, TX 75243
Phone - 214-553-4300
Fax - 214-553-4395

Hamilton Hallmark
8000 Westglen
Houston, TX 77063
Phone - 713-781-6100
Fax - 713-953-8420

Pioneer Standard
13765 Beta Drive
Dallas, TX 75244
Phone - 214-419-5503
Fax - 214-490-6419

Pioneer Standard
1826 Kramer Lane, Suite D
Austin, TX 78758
Phone - 512-835-4000
Fax - 512-835-9829

Pioneer Standard
10530 Rockley Road, Suite 100
Houston, TX 77099
Phone - 713-495-4700
Fax - 713-495-5642

Wyle Laboratories
4030 W. Braker Lane, Suite 420
Austin, TX 78759
Phone - 512-345-8853
Fax - 512-834-0981

Wyle Laboratories
1810 N. Greenville Avenue
Richardson, TX 75081
Phone - 214-235-9953
Fax - 214-644-5064

Wyle Laboratories
11001 S. Wilcrest, Suite 100
Houston, TX 77099
Phone - 713-879-9953
Fax - 713-879-6540

UTAH**Representative**

Wescom Marketing
3500 S. Main, Suite 100
Salt Lake City, UT 84115
Phone - 801-269-0419
Fax - 801-269-0665

Distributors

Anthem Electronics Incorporated
1279 West 2200 South
Salt Lake City, UT 84119
Phone - 801-973-8555
Fax - 801-973-8909

Hamilton Hallmark
1100 East 6600 South, Suite 120
Salt Lake City, UT 84121
Phone - 801-266-2022
Fax - 801-263-0104

Wyle Laboratories
1325 West 2200 South, Suite E
Salt Lake City, UT 84119
Phone - 801-974-9953
Fax - 801-972-2524

VERMONT**Representative**

Advanced Tech Sales Inc.
348 Park Street, Suite 102
North Reading, MA 01864
Phone - 508-664-0888
Fax - 508-664-5503

Distributors

Anthem Electronics Incorporated
36 Jonspin Road
Wilmington, MA 01887
Phone - 508-657-5170
Fax - 508-657-6008

Hamilton Hallmark
10P Centennial Drive
Peabody, MA 01960
Phone - 508-532-9808
Fax - 508-532-9713

Pioneer Standard
44 Hartwell Avenue
Lexington, MA 02173
Phone - 617-861-9200
Fax - 617-863-1547

VIRGINIA**Representative**

Electronic Engineering & Sales, Inc.
305 Kramer Road
Pasadena, MD 21122
Phone - 410-255-9686
Fax - 410-255-9688

Distributors

Anthem Electronics Incorporated
7168 A Columbia Gateway Drive
Columbia, MD 21046-2101
Phone - 301-995-6640
Fax - 301-381-4379

Hamilton Hallmark
10240 Old Columbia Road
Columbia, MD 21046
Phone - 410-988-9800
Fax - 410-381-2036

Pioneer Technologies
9100 Gaither Drive
Gaithersburg, MD 20877
Phone - 301-921-0660
Fax - 301-921-3852

Wyle Laboratories
7180 Columbia Gateway Drive, Suite 100
Columbia, MD 21046
Phone - 410-312-4844
Fax - 410-312-4953

WASHINGTON**Representative**

Micron Sales Northwest, Inc.
14901 N.E. 147th Place
Woodinville, WA 98072
Phone - 206-979-0149

Distributors

Anthem Electronics Incorporated
19017-120th Avenue N.E., Suite 102
Bothell, WA 98011
Phone - 206-483-1700
Fax - 206-486-0571

Hamilton Hallmark
8630 154th Avenue
Redmond, WA 98052
Phone - 206-881-6697
Fax - 206-867-0159

Pioneer Technologies
2800 156th Avenue S.E., Suite 100
Bellevue, WA 98007
Phone - 206-644-7500
Fax - 206-644-7300

Wyle Laboratories
15385 N.E. 90th Street
Redmond, WA 98052-3522
Phone - 206-881-1150
Phone - 800-248-9953
Fax - 206-881-1567

WEST VIRGINIA**Representative**

Scott Electronics, Inc.
916 Eastwind Drive
Westerville, OH 43081-3379
Phone - 614-882-6100
Fax - 614-882-0900

WISCONSIN**Representatives**

High Technology Sales Associates (W. WI)
4801 W. 81st Street, Suite 115
Bloomington, MN 55437
Phone - 612-844-9933
Fax - 612-844-9930

Industrial Representatives, Inc. (E. WI)
2831 N. Grandview, Suite 215
Pewaukee, WI 53072
Phone - 414-574-9393
Fax - 414-574-9394

Distributors

Anthem Electronics Incorporated
1300 Remington, Suite A
Schaumburg, IL 60173
Phone - 708-884-0200
Fax - 708-884-0480

Hamilton Hallmark
2440 S. 179th Street
New Berlin, WI 53146-2152
Phone - 414-797-7844
Fax - 414-797-9259

Pioneer Standard
120 Bishops Way, Suite 163
Brookfield, WI 53005
Phone - 414-784-3480
Fax - 414-784-8207

Wyle Laboratories
150 N. Patrick Blvd., Suite 150
Brookfield, WI 53045
Phone - 414-879-0434
Phone - 800-867-9953
Fax - 414-879-0474

WYOMING**Representative**

Contact Micron Semiconductor, Inc.
Component Sales
Phone - 208-368-3900
Fax - 208-368-3488
Micron DataFax - 208-368-5800

Distributors

Anthem Electronics Incorporated
373 Inverness Drive
Englewood, CO 80112
Phone - 303-790-4500
Fax - 303-790-4532

Wyle Laboratories
1325 West 2200 South, Suite E
Salt Lake City, UT 84119
Phone - 801-974-9953
Fax - 801-972-2524

DIE PRODUCTS

Distributor

Chip Supply
7725 N. Orange Blossom Trail
Orlando, FL 32810-2696
Phone - 407-298-7100
Fax - 407-290-0164

AUSTRALIA**Representative**

Reptechnic Pty. Ltd.
3/36 Bydown Street
Neutral Bay, NSW 2089
Phone - 612-953-9844
Fax - 612-953-9683

AUSTRIA**Distributor**

EBV Elektronik GmbH
Diefenbachgasse 35/6
A-1150 Wien
Phone - 43-222-8-94-17-74
Fax - 43-222-8-94-17-75

BELGIUM**Representative**

Microtron
Generaal De Wittelaan 7
B-2800 Mechelen
Phone - 32-15-212223
Fax - 32-15-210069

Distributor

EBV Elektronik GmbH
Excelsiorlaan 35
B-1930 Zaventem
Phone - 32-2 7209936
Fax - 32-2-7208152

DENMARK**Representative & Distributor**

E.V. Johanssen Elektronik A/S
Titangade 15
DK-2200 Copenhagen N
Phone - 45-31-83-90-22
Fax - 45-31-83-92-22

FINLAND**Representative & Distributor**

Integrated Electronics Oy Ab
Turkhaudantie 1
P.O. Box 160
SF-0070 Helsinki
Phone - 358-0-351-3133
Fax - 358-0-351-3134

FRANCE**Representative**

Rep'Tronic S.A.
1 bis, rue Marcel Paul
Bâtiment A,
Z.I. de la Bonde
F-91300 Massy
Phone - 33-1-60-13-93-00
Fax - 33-1-60-13-91-98

Distributors

Avnet EMG SA
79, rue Pierre Semard
B.P. 90
F-92322 Chatillon, Cedex
Phone - 33-1-49-65-2600
Fax - 33-1-49-65-2769

EBV Elektronik
Parc Club de la Haute Maison
16, rue Galilée, Cité Descartes
77420 Champs-sur-Marne
Phone - 33-1-64-68-8609
Fax - 33-1-64-68-2767

Société Paris Sud Electronique
12, rue René-Cassin
Z.I. de la Bonde
F-91300 Massy
Phone - 33-1-69-20-6699
Fax - 33-1-69-20-7532

GERMANY**Sales & Customer Service Office**

Micron Semiconductor (Deutschland) GmbH
Sternstrasse 20
D-85609 Aschheim
Phone - 49-89-9030021
Fax - 49-89-9043114

Distributors

EBV Elektronik GmbH
Hans-Pinsel-Str. 4
D-85540 Haar b. München
Phone - 49-89-45610-0
Fax - 49-89-464488

MSC-Vertriebs GmbH
Industriestraße 16
D-76297 Stutensee
Phone - 49-72-49910-0
Fax - 49-72-497993

Metronik GmbH
Leonhardsweg 2
D-82008 Unterhaching b. München
Phone - 49-89-61108-0
Fax - 49-89-6116468

Neumüller-Fenner Elektronik GmbH

Mehlbeerstr. 2
D-82024 Taufkirchen
Phone - 49-89-61208-0
Fax - 49-89-612268-0

HONG KONG**Sales & Customer Service Office**

Micron Semiconductor Asia Pacific Pte Ltd
629 Aljunied Road #07-21
Cititech Industrial Bldg.
Singapore 1438
Phone - 65-841-4066
Fax - 65-841-4166

INDIA**Distributor**

Pandori Electronics Pvt Ltd
306, Guru Ram Das Bhawan
Ranjit Nagar, Commercial Complex
New Delhi 110008
Phone - 91-11-5703615
Fax - 91-11-5700478

INDONESIA**Representative**

Desner Electronics (FE) Pte. Ltd.
42 Mactaggart Road
#04-01 Mactaggart Bldg.
Singapore 1336
Phone - 65-285-1566
Fax - 65-284-9466

IRELAND**Representative**

New England Technical Sales
The Diamond,
Malahide,
Co. Dublin
Phone - 353-18-450635
Fax - 353-18-453625

Distributor

Macro Group
Burnham Lane
Slough
Berkshire SL1 6LN
Phone - 44-628-604383
Fax - 44-628-666873

ISRAEL**Representative & Distributor**

C.R.G. Electronics Ltd.
Industrial Park
P.O.B. 590
Carmiel 20101
Phone - 972-4-887-877
Fax - 972-4-887-588

ITALY**Representative**

Acsis srl
via Alberto Mario, 26
Milano 20149
Phone - 39-2-4802-2522
Fax - 39-2-4801-2289

Distributors

Claitron SPA
Via le Fulvio Testi 280/B
20126 Milano
Phone - 39-2-66-14-91
Fax - 39-2-66-10-56-66

EBV Elektronik
Sede di Milano
Via C. Frova, 34
I-20092 Cinisello Balsamo (MI)
Phone - 39-2-66-01-71-11
Fax - 39-2-66-01-7020

JAPAN**Distributors**

Internix Inc.
Shinjuku Hamada Bldg. 7-4-7
Nishi-Shinjuku, Shinjuku-ku
Tokyo 160
Phone - 81-3-3369-1105
Fax - 81-3-3363-8486

Macnica, Inc.
Hakusan High-Tech Park
1-22-2 Hakusan
Midori-ku, Yokohama City 226
Phone - 81-45-939-6140
Fax - 81-45-939-6141

Sanyo Electric Co. Ltd.
Import Promotion Division
1-1-10 Ueno
Taito-ku, Tokyo 110
Phone - 81-3-3837-6345
Fax - 81-3-3837-6379

KOREA**Representative**

I & C Microsystems Co. Ltd.
3rd Floor, Jung-Nam Bldg.
191-3 Poi-Dong
Kangnam-Ku
Seoul
Phone - 822-577-9131
Fax - 822-577-9130

LUXEMBOURG**Distributor**

EBV Elektronik GmbH
Excelliorlaan 35
B-1930 Zaventem
Belgium
Phone - 32-2 7209936
Fax - 32-2-7208152

MALAYSIA**Representatives**

Desner (Malaysia) Sdn. Bhd.
23 Jalan Sarikei
53000 Kuala Lumpur
Phone - 60-3-4211123
Fax - 60-3-4219923

Desner (Malaysia) Sdn. Bhd.
39 Persiaran Bukit Kecil 5
Taman Sri Nibong
11900 Bayan Lepas
Penang
Phone - 60-4-838352
Fax - 60-4-849370

THE NETHERLANDS**Representative**

Microtron
Beneluxweg 37
Postbus 4336
NL-4904 SJ Oosterhout
Phone - 31-162-060-308
Fax - 31-162-060-633

Distributor

EBV Elektronik GmbH
Planetenbaan 2
NL-3606 AK Maarssenbroek
Phone - 31 34 65-62353
Fax - 31 34 65-64277

NEW ZEALAND**Representative**

Reptechnic Pty. Ltd.
3/36 Bydown Street
Neutral Bay, NSW 2089
Australia
Phone - 612-953-9844
Fax - 612-953-9683

NORWAY**Representative & Distributor**

BIT Elektronik A/S
Smedsvingen 4
Postboks 194
1360 Nesbru
Phone - 47-66-981370
Fax - 47-66-981371

PHILLIPINES**Representative**

Desner Electronics (FE) Pte. Ltd.
42 Mactaggart Road
#04-01 Mactaggart Bldg.
Singapore 1336
Phone - 65-285-1566
Fax - 65-284-9466

PORTUGAL**Distributor**

EBV Elektronik
Calle Maria Tubau, 5
28050 Madrid
Phone - 34-1-358-8608
Fax - 34-1-358-8560

SINGAPORE**Sales & Customer Service Office**

Micron Semiconductor Asia Pacific Pte Ltd
629 Aljunied Road #07-21
Cititech Industrial Bldg.
Singapore 1438
Phone - 65-841-4066
Fax - 65-841-4166

Representative

Desner Electronics (FE) Pte. Ltd.
42 Mactaggart Road
#04-01 Mactaggart Bldg.
Singapore 1336
Phone - 65-285-1566
Fax - 65-284-9466

SOUTH AFRICA**Distributor**

Computer Parts cc
CNR Athol and Louis Botha Avenue
Highlands North
Johannesburg 2192
Phone - 27-11-887-2438
Fax - 27-11-887-2514

SPAIN**Distributor**

EBV Elektronik
Calle Maria Tubau, 5
28050 Madrid
Phone - 34-1-358-8608
Fax - 34-1-358-8560

SWEDEN**Representative & Distributor**

IE Komponenter AB
Ulvsundavägen 106 C
Box 11 113
S-161 11 Bromma
Phone - 46-8-804685
Fax - 46-8-262286

SWITZERLAND**Distributors**

EBV Elektronik GmbH
Vorstadtstrasse 37
CH-8953 Dietikon
Phone - 41 1-7 40 10 90
Fax - 41 1-7 41 51 10

Fenner Elektronik AG
Gewerbestraße 10
CH-4450 Sissach
Phone - 41 6-1 97 50 00 0
Fax - 41 6-1 97 17 42 1

TAIWAN, R.O.C.**Sales & Customer Service Office**

Micron Semiconductor Asia Pacific, Inc.
333 Keelung Road, Sec 1, Suite 1010, 10F
Taipei 110
Phone - 886-2-751-8567
Fax - 886-2-751-8569

THAILAND**Representative**

Desner Electronics (Thailand) Co. Ltd.
ITF Silom Palace Building
11th Floor, Room 160/128-129
Silom Road, Bangkok 10500
Phone - 662-2356492-5
Extension - 128-129
Fax - 662-2668040

UNITED KINGDOM**Sales & Customer Service Office**

Micron Europe Limited
Centennial Court
Easthampstead Road
Bracknell
Berkshire RG12 1JA
Phone - 44-344-360055
Fax - 44-344-869504

Representative

Cedar Technologies U.K. Ltd.
Unit One Old Barns
Rycote Lane Farm
Milton Common
Oxfordshire OX9 2NZ
Phone - 44-844-278278
Fax - 44-844-278378

Distributors

Bytech Electronics Ltd.
12 A Cedarwood
Chineham Business Park
Crockford Lane
Basingstoke
Hampshire RG24 0WD
Phone - 44-256-707-107
Fax - 44-256-707-162

Macro Group
Burnham Lane

Slough
Berkshire SL1 6LN
Phone - 44-628-604383
Fax - 44-628-666873

Thame Components Ltd.
Thame Park Road
Thame
Oxfordshire OX9 3UQ
Phone - 44-84-426-1188
Fax - 44-84-426-1681

DIE PRODUCTS**Distributor**

Chip Supply
7725 N. Orange Blossom Trail
Orlando, FL 32810-2696
Phone - 1-407-298-7100
Fax - 1-407-290-0164

5/12 VOLT FLASH MEMORY	1
3.3/12 VOLT FLASH MEMORY	2
PACKAGE INFORMATION	3
SALES INFORMATION	4

1 **5/12 VOLT FLASH MEMORY**

2 **3.3/12 VOLT FLASH MEMORY**

3 **PACKAGE INFORMATION**

4 **SALES INFORMATION**

**Micron Quantum Devices' products are marketed
worldwide by Micron Semiconductor, Inc.
For additional information contact:**

Micron Semiconductor, Inc.
2805 East Columbia Road
Boise, Idaho 83706
Tel: 208-368-3900
Fax: 208-368-4431
Customer Comment Line:
U.S.A. 800-932-4992
intl. 01-208-368-3410
Fax 208-368-3342

Micron Europe Limited
Centennial Court
Easthampstead Road
Bracknell
Berkshire RG12 1JA
United Kingdom
Tel: 44-1344-360055
Fax: 44-1344-869504

Micron Semiconductor
(Deutschland) GmbH
Sternstrasse 20
D-85609 Aschheim
Germany
Tel: 49-89-903-0021
Fax: 49-89-904-3114

Micron Semiconductor
Asia Pacific Pte Ltd
629 Aljunied Road #07-21
Cititech Industrial Bldg.
Singapore 1438
Tel: 65-841-4066
Fax: 65-841-4166

Micron Semiconductor
Asia Pacific, Inc.
Suite 1010, 10th Floor
333 Keelung Road, Sec 1
Taipei, 110 Taiwan, ROC
Tel: 886-2-757-6622
Fax: 886-2-757-6656



MICRON
DataFax
208-368-5800

MICRON
QUANTUM DEVICES, INC.