

# MEMORY PRODUCTS

1986

DATA BOOK



**1986  
MEMORY  
DATA BOOK**

April 1986

NECEL-000154

Stock No. 600100

©1986 NEC Electronics Inc./Printed in U.S.A.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.



<b>GENERAL INFORMATION</b>	<b>1</b>
<b>QUALITY AND RELIABILITY</b>	<b>2</b>
<b>APPLICATION-SPECIFIC MEMORIES</b>	<b>3</b>
<b>DYNAMIC RAM MODULES</b>	<b>4</b>
<b>DYNAMIC RAMs</b>	<b>5</b>
<b>XRAMs</b>	<b>6</b>
<b>MOS STATIC RAMs</b>	<b>7</b>
<b>ECL RAMs</b>	<b>8</b>
<b>UV and OTP EPROMs</b>	<b>9</b>
<b>MASK-PROGRAMMABLE ROMs</b>	<b>10</b>
<b>BIPOLAR TTL PROMs</b>	<b>11</b>
<b>PACKAGING INFORMATION</b>	<b>12</b>

## TABLE OF CONTENTS

### Section 1 — General Information

	Page
Introduction .....	1-1
Memory Product Overview .....	1-1
Alphanumeric Index .....	1-2
Memory Part Number Guide .....	1-4
Advanced Memory Products .....	1-5
Selection Guides .....	1-6
Application-Specific Memory .....	1-6
Dynamic RAM Modules .....	1-6
Dynamic RAM .....	1-7
XRAM .....	1-7
MOS Static RAM .....	1-8
ECL RAM .....	1-9
EPROM .....	1-10
Mask-Programmable ROM .....	1-11
Bipolar PROM .....	1-11

### Section 2 — Quality and Reliability

Introduction .....	2-1
Approaches to Total Quality Control .....	2-1
Implementations of Distributed Quality Control .....	2-1
Product Development .....	2-1
Wafer Fabrication Process Flow .....	2-1
Assembly Process Flow of Plastic Memories .....	2-2
Electrical Testing and Screening .....	2-2
Pre-Inventory Inspection .....	2-2
Reliability Assurance Test .....	2-3
Summary .....	2-3

### Section 3 — Application-Specific Memories

$\mu$ PD41101	910 x 8-Bit FIFO Memory .....	3-1
$\mu$ PD41102	1135 x 8-Bit FIFO Memory .....	3-13
$\mu$ PD41221	224,000-Bit Serial-Access NMOS RAM .....	3-25
$\mu$ PD41264	262,144-Bit Dual Port Dynamic NMOS RAM .....	3-33
App. Note 32	$\mu$ PD41221 Serial Access Memory with Customized Array Size .....	3-43
App. Note 33	$\mu$ PD41264 VRAM and $\mu$ PD7220A System Implementation .....	3-53
App. Note 34	$\mu$ PD41264 262,144-Bit Dual-Port Dynamic NMOS RAM .....	3-59

### Section 4 — Dynamic RAM Modules

MC-41256A4	262,144 x 4-Bit Dynamic NMOS RAM Module .....	4-1
MC-41256A5	262,144 x 5-Bit Dynamic NMOS RAM Module .....	4-9
MC-41256A8	262,144 x 8-Bit Dynamic NMOS RAM Module .....	4-17
MC-41256A9	262,144 x 9-Bit Dynamic NMOS RAM Module .....	4-27
MC-411000A1	1,048,576 x 1-Bit Dynamic NMOS RAM Module .....	4-37

### Section 5 — Dynamic RAMs

$\mu$ PD4164	65,536 x 1-Bit Dynamic NMOS RAM .....	5-1
$\mu$ PD4265	65,536 x 1-Bit Dynamic CMOS RAM .....	5-5
$\mu$ PD41256	262,144 x 1-Bit Dynamic NMOS RAM .....	5-11
$\mu$ PD41257	262,144 x 1-Bit Dynamic NMOS RAM .....	5-21
$\mu$ PD41416	16,384 x 4-Bit Dynamic NMOS RAM .....	5-29
$\mu$ PD41464	65,536 x 4-Bit Dynamic NMOS RAM .....	5-35

### Section 5 — Dynamic RAMs (cont)

	Page
$\mu$ PD411000	1,048,576 x 1-Bit Dynamic NMOS RAM ..... 5-43
$\mu$ PD411001	1,048,576 x 1-Bit Dynamic NMOS RAM ..... 5-51
$\mu$ PD414256	262,144 x 4-Bit Dynamic NMOS RAM ..... 5-61

### Section 6 — XRAMS

$\mu$ PD4168	8,192 x 8-Bit NMOS XRAM ..... 6-1
$\mu$ PD42832	32,768 x 8-Bit CMOS XRAM ..... 6-9

### Section 7 — MOS Static RAMs

$\mu$ PD446	2,048 x 8-Bit Static CMOS RAM ..... 7-1
$\mu$ PD449	2,048 x 8-Bit Static CMOS RAM ..... 7-5
$\mu$ PD2147A	4,096 x 1-Bit Static NMOS RAM ..... 7-9
$\mu$ PD2149	1,024 x 4-Bit Static NMOS RAM ..... 7-13
$\mu$ PD4016	2,048 x 8-Bit Static NMOS RAM ..... 7-17
$\mu$ PD4311	16,384 x 1-Bit Static MIX-MOS RAM ..... 7-21
$\mu$ PD4314	4,096 x 4-Bit Static MIX-MOS RAM ..... 7-25
$\mu$ PD4361	65,536 x 1-Bit Static MIX-MOS RAM ..... 7-29
$\mu$ PD4362	16,384 x 4-Bit Static MIX-MOS RAM ..... 7-35
$\mu$ PD4364	8,192 x 8-Bit Static MIX-MOS RAM ..... 7-39
$\mu$ PD4464	8,192 x 8-Bit Static CMOS RAM ..... 7-45
$\mu$ PD43256	32,768 x 8-Bit Static MIX-MOS RAM ..... 7-51

### Section 8 — ECL RAMs

$\mu$ PB10422	256 x 4-Bit 10K ECL RAM ..... 8-1
$\mu$ PB10470	4,096 x 1-Bit 10K ECL RAM ..... 8-5
$\mu$ PB10474	1,024 x 4-Bit 10K ECL RAM ..... 8-9
$\mu$ PB100422	256 x 4-Bit 100K ECL RAM ..... 8-13
$\mu$ PB100470	4,096 x 1-Bit 100K ECL RAM ..... 8-17
$\mu$ PB100474	1,024 x 4-Bit 100K ECL RAM ..... 8-21

### Section 9 — UV and OTP EPROMs

$\mu$ PD2764	8,192 x 8-Bit NMOS UV/OTP EPROM ..... 9-1
$\mu$ PD27128	16,384 x 8-Bit NMOS UV/OTP EPROM ..... 9-5
$\mu$ PD27256	32,768 x 8-Bit NMOS UV EPROM ..... 9-9
$\mu$ PD27C64	8,192 x 8-Bit CMOS UV/OTP EPROM ..... 9-13
$\mu$ PD27C256	32,768 x 8-Bit CMOS UV/OTP EPROM ..... 9-19
$\mu$ PD27C256A	32,768 x 8-Bit CMOS UV/OTP EPROM ..... 9-23
$\mu$ PD27C512	65,536 x 8-Bit CMOS UV EPROM ..... 9-29
$\mu$ PD27C1024	65,536 x 16-Bit CMOS UV EPROM ..... 9-35

### Section 10 — Mask-Programmable ROMs

$\mu$ PD2364A	8,192 x 8-Bit Mask-Programmable NMOS ROM ..... 10-1
$\mu$ PD2364E	8,192 x 8-Bit Mask-Programmable NMOS ROM ..... 10-3
$\mu$ PD23128E	16,384 x 8-Bit Mask-Programmable NMOS ROM ..... 10-5
$\mu$ PD23C64E	8,192 x 8-Bit Mask-Programmable CMOS ROM ..... 10-7
$\mu$ PD23C128E	16,384 x 8-Bit Mask-Programmable CMOS ROM ..... 10-11
$\mu$ PD23C256E	32,768 x 8-Bit Mask-Programmable CMOS ROM ..... 10-13
$\mu$ PD23C1000	131,072 x 8-Bit Mask-Programmable CMOS ROM ..... 10-17
$\mu$ PD23C2000	2,097,152-Bit Mask-Programmable CMOS ROM ..... 10-19

# TABLE OF CONTENTS



## Section 11 — Bipolar TTL PROMs

Page

$\mu$ PB426	1,024 x 4-Bit Bipolar TTL PROM .....	11-1
$\mu$ PB429	2,048 x 8-Bit Bipolar TTL PROM .....	11-5

## Section 12 — Packaging Information

Package/Device	Cross Reference .....	12-1
14 Pin	Plastic DIP (400 mil) .....	12-3
16 Pin	Plastic DIP (300 mil) .....	12-3
16 Pin	Plastic DIP (300 mil, Semiwide Body) .....	12-4
16 Pin	Plastic DIP (300 mil, Wide Body) .....	12-4
16 Pin	Plastic ZIP .....	12-5
18 Pin	Plastic DIP (300 mil) .....	12-5
18 Pin	Plastic DIP (300 mil, Semiwide Body) .....	12-6
18 Pin	Plastic DIP (300 mil, Wide Body) .....	12-6
18 Pin	Plastic Leadless Chip Carrier .....	12-7
18 Pin	Ceramic DIP (300 mil) .....	12-7
18 Pin	Cerdip (300 mil) .....	12-8
20 Pin	Plastic DIP (300 mil) .....	12-8
20 Pin	Plastic DIP (300 mil, Wide Body) .....	12-9
22 Pin	Plastic DIP (300 mil, Wide Body) .....	12-9
22 Pin	Ceramic Leadless Chip Carrier .....	12-10
22 Pin	SIMM, MC-41256A4A (Glass-epoxy Substrate) .....	12-10
22 Pin	SIMM, MC-411000A1A (Glass-epoxy Substrate) .....	12-11
22 Pin	SIMM, MC-41256A4C (Ceramic Substrate) .....	12-11
22 Pin	SIMM, MC-411000A1C (Ceramic Substrate) .....	12-12
24 Pin	Plastic DIP (300 mil) .....	12-12
24 Pin	Plastic DIP (400 mil) .....	12-13
24 Pin	Plastic DIP (600 mil) .....	12-13
24 Pin	Ceramic DIP (400 mil) .....	12-14
24 Pin	Cerdip (600 mil) .....	12-14
24 Pin	Ceramic Flatpack .....	12-15
24 Pin	Plastic Miniflat .....	12-15
24 Pin	Ceramic Leadless Chip Carrier .....	12-16
24 Pin	SIMM, MC-41256A5A (Glass-epoxy Substrate) .....	12-16
24 Pin	SIMM, MC-41256A5C (Ceramic Substrate) .....	12-17
26/20 Pin	Plastic SOJ .....	12-17
28 Pin	Plastic DIP (600 mil) .....	12-18
28 Pin	Cerdip (600 mil) .....	12-18
28 Pin	Cerdip (600 mil, Wide Body) .....	12-19
28 Pin	Plastic Miniflat .....	12-19
30 Pin	SIMM, MC-41256A8A (Glass-epoxy Substrate) .....	12-20
30 Pin	SIMM, MC-41256A9A (Glass-epoxy Substrate) .....	12-20
30 Pin	SIMM, MC-41256A8B (Glass-epoxy Substrate) .....	12-21
30 Pin	SIMM, MC-41256A9B (Glass-epoxy Substrate) .....	12-21
32 Pin	Ceramic Leadless Chip Carrier .....	12-22
40 Pin	Plastic DIP (600 mil) .....	12-22
40 Pin	Cerdip (600 mil, Wide Body) .....	12-23

## **GENERAL INFORMATION**

**1**



<b>Section 1 — General Information</b>	<b>Page</b>
Introduction .....	1-1
Memory Product Overview .....	1-1
Alphanumeric Index .....	1-2
Memory Part Number Guide .....	1-4
Advanced Memory Products .....	1-5
Selection Guides .....	1-6
Application-Specific Memory .....	1-6
Dynamic RAM Modules .....	1-6
Dynamic RAM .....	1-7
XRAM .....	1-7
MOS Static RAM .....	1-8
ECL RAM .....	1-9
EPROM .....	1-10
Mask-Programmable ROM .....	1-11
Bipolar PROM .....	1-11

### Introduction

This catalog provides you with details about NEC's total memory product line, which is the broadest in the industry today. NEC memories not only give you a wider selection of device types, they also allow you to choose from various configurations and process technologies within a specific type of device. The variety of NEC memories gives you greater design alternatives and the ability to choose the part that truly fits your product.

The catalog is divided into sections for each of our major memory groups: ASMs, DRAM Modules, DRAMs, XRAMs, MOS SRAMs, ECL RAMs, EPROMs, Masked ROMs, Bipolar PROMs, and Packaging Information. The selection guides include detailed specifications and packaging information. In Section 2 of this catalog, you will find a description of the quality and reliability procedures that have enabled NEC to reach the highest quality standard currently available.



### Memory Product Overview

Density	Application Specific	RAM				EPROM		ROM	Bipolar PROM
		Module	Dynamic	XRAM	MOS Static	ECL	UV		
1K						$\mu$ PB10422 $\mu$ PB100422			
4K					$\mu$ PD2147A $\mu$ PD2149	$\mu$ PB10470 $\mu$ PB10474 $\mu$ PB100470 $\mu$ PB100474			$\mu$ PB426
8K	$\mu$ PD41101 $\mu$ PD41102								
16K					$\mu$ PD446 $\mu$ PD449 $\mu$ PD4016 $\mu$ PD4311 $\mu$ PD4314				$\mu$ PB429
64K			$\mu$ PD4164 $\mu$ PD4265 $\mu$ PD41416	$\mu$ PD4168	$\mu$ PD4361 $\mu$ PD4362 $\mu$ PD4364 $\mu$ PD4464	$\mu$ PD2764 $\mu$ PD27C64	$\mu$ PD2764 $\mu$ PD27C64	$\mu$ PD2364A $\mu$ PD2364E $\mu$ PD23C64E	
128K						$\mu$ PD27128	$\mu$ PD27128	$\mu$ PD23128E $\mu$ PD23C128E	
256K	$\mu$ PD41221 $\mu$ PD41264		$\mu$ PD41256 $\mu$ PD41257 $\mu$ PD41464	$\mu$ PD42832	$\mu$ PD43256	$\mu$ PD27256 $\mu$ PD27C256 $\mu$ PD27C256A	$\mu$ PD27C256 $\mu$ PD27C256A	$\mu$ PD23C256E	
512K						$\mu$ PD27C512			
1M		MC-41256A4 MC-41256A5 MC-411000A1	$\mu$ PD411000 $\mu$ PD411001 $\mu$ PD414256			$\mu$ PD27C1024		$\mu$ PD23C1000	
2M		MC-41256A8 MC-41256A9						$\mu$ PD23C2000	

<b>Alphanumeric Index</b>		<b>Page</b>
MC-41256A4	262,144 x 4-Bit Dynamic NMOS RAM Module .....	4-1
MC-41256A5	262,144 x 5-Bit Dynamic NMOS RAM Module .....	4-9
MC-41256A8	262,144 x 8-Bit Dynamic NMOS RAM Module .....	4-17
MC-41256A9	262,144 x 9-Bit Dynamic NMOS RAM Module .....	4-27
MC-411000A1	1,048,576 x 1-Bit Dynamic NMOS RAM Module .....	4-37
$\mu$ PB426	1,024 x 4-Bit Bipolar TTL PROM .....	11-1
$\mu$ PB429	2,048 x 8-Bit Bipolar TTL PROM .....	11-5
$\mu$ PB10422	256 x 4-Bit 10K ECL RAM .....	8-1
$\mu$ PB10470	4,096 x 1-Bit 10K ECL RAM .....	8-5
$\mu$ PB10474	1,024 x 4-Bit 10K ECL RAM .....	8-9
$\mu$ PB100422	256 x 4-Bit 100K ECL RAM .....	8-13
$\mu$ PB100470	4,096 x 1-Bit 100K ECL RAM .....	8-17
$\mu$ PB100474	1,024 x 4-Bit 100K ECL RAM .....	8-21
$\mu$ PD446	2,048 x 8-Bit Static CMOS RAM .....	7-1
$\mu$ PD449	2,048 x 8-Bit Static CMOS RAM .....	7-5
$\mu$ PD2147A	4,096 x 1-Bit Static NMOS RAM .....	7-9
$\mu$ PD2149	1,024 x 4-Bit Static NMOS RAM .....	7-13
$\mu$ PD2364A	8,192 x 8-Bit Mask-Programmable NMOS ROM .....	10-1
$\mu$ PD2364E	8,192 x 8-Bit Mask-Programmable NMOS ROM .....	10-3
$\mu$ PD23C64E	8,192 x 8-Bit Mask-Programmable CMOS ROM .....	10-7
$\mu$ PD2764	8,192 x 8-Bit NMOS UV/OTP EPROM .....	9-1
$\mu$ PD27C64	8,192 x 8-Bit CMOS UV/OTP EPROM .....	9-13
$\mu$ PD4016	2,048 x 8-Bit Static NMOS RAM .....	7-17
$\mu$ PD4164	65,536 x 1-Bit Dynamic NMOS RAM .....	5-1
$\mu$ PD4168	8,192 x 8-Bit NMOS XRAM .....	6-1
$\mu$ PD4265	65,536 x 1-Bit Dynamic CMOS RAM .....	5-5
$\mu$ PD4311	16,384 x 1-Bit Static MIX-MOS RAM .....	7-21
$\mu$ PD4314	4,096 x 4-Bit Static MIX-MOS RAM .....	7-25
$\mu$ PD4361	65,536 x 1-Bit Static MIX-MOS RAM .....	7-29
$\mu$ PD4362	16,384 x 4-Bit Static MIX-MOS RAM .....	7-35
$\mu$ PD4364	8,192 x 8-Bit Static MIX-MOS RAM .....	7-39
$\mu$ PD4464	8,192 x 8-Bit Static CMOS RAM .....	7-45
$\mu$ PD23128E	16,384 x 8-Bit Mask-Programmable NMOS ROM .....	10-5
$\mu$ PD23C128E	16,384 x 8-Bit Mask-Programmable CMOS ROM .....	10-11
$\mu$ PD23C256E	32,768 x 8-Bit Mask-Programmable CMOS ROM .....	10-13

### Alphanumeric Index (cont)


	Page
<i>μ</i> PD27128	16,384 x 8-Bit NMOS UV/OTP EPROM ..... 9-5
<i>μ</i> PD27256	32,768 x 8-Bit NMOS UV EPROM ..... 9-9
<i>μ</i> PD27C256	32,768 x 8-Bit CMOS UV/OTP EPROM ..... 9-19
<i>μ</i> PD27C256A	32,768 x 8-Bit CMOS UV/OTP EPROM ..... 9-23
<i>μ</i> PD27C512	65,536 x 8-Bit CMOS UV EPROM ..... 9-29
<i>μ</i> PD41101	910 x 8-Bit FIFO Memory ..... 3-1
<i>μ</i> PD41102	1135 x 8-Bit FIFO Memory ..... 3-13
<i>μ</i> PD41221	224,000-Bit Serial-Access NMOS RAM ..... 3-25
<i>μ</i> PD41256	262,144 x 1-Bit Dynamic NMOS RAM ..... 5-11
<i>μ</i> PD41257	262,144 x 1-Bit Dynamic NMOS RAM ..... 5-21
<i>μ</i> PD41264	262,144-Bit Dual Port Dynamic NMOS RAM ..... 3-33
<i>μ</i> PD41416	16,384 x 4-Bit Dynamic NMOS RAM ..... 5-29
<i>μ</i> PD41464	65,536 x 4-Bit Dynamic NMOS RAM ..... 5-35
<i>μ</i> PD42832	32,768 x 8-Bit CMOS XRAM ..... 6-9
<i>μ</i> PD43256	32,768 x 8-Bit Static MIX-MOS RAM ..... 7-51
<i>μ</i> PD23C1000	131,072 x 8-Bit Mask-Programmable CMOS ROM ..... 10-17
<i>μ</i> PD23C2000	2,097,152-Bit Mask-Programmable CMOS ROM ..... 10-19
<i>μ</i> PD27C1024	65,536 x 16-Bit CMOS UV EPROM ..... 9-35
<i>μ</i> PD411000	1,048,576 x 1-Bit Dynamic NMOS RAM ..... 5-43
<i>μ</i> PD411001	1,048,576 x 1-Bit Dynamic NMOS RAM ..... 5-51
<i>μ</i> PD414256	262,144 x 4-Bit Dynamic NMOS RAM ..... 5-61

# GENERAL INFORMATION




## MEMORY PART NUMBER GUIDE

### Monolithic



### Module



### Advanced Memory Products

Several products were in development but not yet announced at the time of printing this Data Book. In order to help the customers of NEC Electronics with their product planning and to extend the useful life of this Data Book, some of these new products are outlined below.

#### Application-Specific Memories

The industry-leading Video RAM is the  $\mu$ PD41264. In 1986 the focus for this device will be on new higher-performance versions and also denser packaging options and lower power consumption.

Other application specific memories in development are targeted for graphics, data communications, and other specialized memory requirements.

#### Dynamic RAM Modules

More module-based products will be announced in 1986 based on dynamic RAM and other memory technologies.

#### Dynamic RAMs

NEC Electronics will continue to build on its leadership position in this product category with new devices (1 M DRAMs) and enhanced performance versions of previously announced devices. Key product developments are centered around higher density, lower power, and faster access times. There are also product development trends toward higher density packaging and alternate memory organizations (x 4, x 8).

#### XRAMs

Higher-density products are in development in this unique product family. These products will be CMOS for low power and ease of use.

#### Static RAMs

1986 will be a year of many new announcements in this product family. There will be an emphasis on faster speed and lower power for the industry leader in density, the  $\mu$ PD43256, a 32K x 8 Mix-MOS Static RAM. In both the MOS and the ECL product families from NEC Electronics, several new high-speed products will be announced in 1986, including a 256K Mix-Mos Static RAM and a 16K ECL RAM; and there will be new speed options available on existing devices, such as the  $\mu$ PD4364,  $\mu$ PD4464, and  $\mu$ PD43256. In addition, NEC Electronics will continue to focus on the other needs of its customers, particularly in the areas of high-density surface mount packaging and wide memory organization (x 4, x 8).

#### Non-volatile Memories

In this product family, too, the emphasis will be on advanced packaging, such as for the  $\mu$ PD27C256AK/G (32K x 8 CMOS EPROM), and advanced products such as the  $\mu$ PD28C64 (8K x 8 EEPROM), OTP EPROMs, the  $\mu$ PD27C1024 (64K x 16 CMOS EPROM), and the  $\mu$ PD23C2000 (128K x 16 or 256K x 8 CMOS ROM).

## GENERAL INFORMATION

### Application-Specific Memory Selection Guide

Device	Organization	Process	Access Time (ns)	Cycle Time (ns)	Supply Voltage	Maximum Power Dissipation (mW)		Package	Pins
						Standby	Active		
$\mu$ PD41101-3	910 x 8	NMOS	27	34	+5	—	495	C	24
$\mu$ PD41101-2			27	34(R)/69(W)					
$\mu$ PD41101-1			49	69					
$\mu$ PD41102-3	1135 x 8	NMOS	21	28	+5	—	495	C	24
$\mu$ PD41102-2			21	28(R)/56(W)					
$\mu$ PD41102-1			40	56					
$\mu$ PD41221-70	224K x 1	NMOS	55	70	+5	83	385	C	14
$\mu$ PD41221-90			75	90					
$\mu$ PD41264-12	64K x 4 with dual ports	NMOS	120 Port A	220 Port A	+5	66	853	C	24
$\mu$ PD41264-15			40 Port B	40 Port B					
			150 Port A	270 Port A					
			60 Port B	60 Port B			715		

**Note:**

Package: C = Plastic DIP

### Dynamic RAM Module Selection Guide

Device	Organization	Process	Access Time (ns)	Cycle Time (ns)	Supply Voltage	Maximum Power Dissipation (mW)		Package	Pins
						Standby	Active		
MC-41256A4-12	256K x 4	NMOS	120	220	+5	110	1826	A/C	22
MC-41256A4-15			150	260			1540		
MC-41256A5-12	256K x 5	NMOS	120	220	+5	138	2283	A/C	24
MC-41256A5-15			150	260			1925		
MC-41256A8-12	256K x 8	NMOS	120	220	+5	220	3652	A/B	30
MC-41256A8-15			150	260			3080		
MC-41256A9-12	256K x 9	NMOS	120	220	+5	248	4109	A/B	30
MC-41256A9-15			150	260			3465		
MC-411000A1-12	1M x 1	NMOS	120	220	+5	110	539	A/C	22
MC-411000A1-15			150	260			468		

**Note:**

Package: A = Single Inline Memory Module (SIMM), Leaded, Glass-Epoxy Substrate; B = SIMM, Socket Mounted; C = SIMM, Leaded, Ceramic Substrate

### Dynamic RAM Selection Guide

Device	Organization	Process	Access Time (ns)	Cycle Time (ns)	Supply Voltage	Maximum Power Dissipation (mW)		Package	Pins
						Standby	Active		
$\mu$ PD4164-10	64K x 1	NMOS	100	200	+5	28	330	C	16
$\mu$ PD4164-12			120	230					
$\mu$ PD4164-15			150	260					
$\mu$ PD4164-20			200	330					
$\mu$ PD4265-20	64K x 1	CMOS	200	335	+5	2.8	193	C	16
$\mu$ PD4265-25			250	410					
$\mu$ PD41256-12	256K x 1	NMOS	120	220	+5	28	457	C/L/V	C = 16,
$\mu$ PD41256-15			150	260					L = 18,
$\mu$ PD41256-20			200	330					V = 16
$\mu$ PD41257-15	256K x 1	NMOS	150	270	+5	28	385	C/L	C = 16,
$\mu$ PD41257-20			200	335					L = 18
$\mu$ PD41416-12	26K x 4	NMOS	120	220	+5	28	303	C	18
$\mu$ PD41416-15			150	260					
$\mu$ PD41416-20			200	330					
$\mu$ PD41464-10	64K x 4	NMOS	100	200	+5	28	440	C/L	18
$\mu$ PD41464-12			120	220					
$\mu$ PD41464-15			150	260					
$\mu$ PD411000-10	1M x 1	NMOS	100	200	+5	28	550	C/LA	C = 18,
$\mu$ PD411000-12			120	220					LA = 26/20
$\mu$ PD411000-15			150	260					
$\mu$ PD411001-10	1M x 1	NMOS	100	200	+5	28	550	C/LA	C = 18,
$\mu$ PD411001-12			120	220					LA = 26/20
$\mu$ PD411001-15			150	260					
$\mu$ PD414256-10	256K x 4	NMOS	100	200	+5	28	550	C/LA	C = 20,
$\mu$ PD414256-12			120	220					LA = 26/20
$\mu$ PD414256-15			150	260					

**Note:**

Package: C = Plastic DIP; L = Plastic Leaded Chip Carrier; V = Zig-zag Inline Package; LA = Small Outline J-Lead Package

### XRAM Selection Guide

Device	Organization	Process	Access Time (ns)	Cycle Time (ns)	Supply Voltage	Maximum Power Dissipation (mW)		Package	Pins
						Standby	Active		
$\mu$ PD4168-12	8K x 8	NMOS	120	220	+5	28	358	C	28
$\mu$ PD4168-15			150	260					
$\mu$ PD4168-20			200	330					
$\mu$ PD42832-10	32K x 8	CMOS	100	160	+5	2.8	330	C/G	28
$\mu$ PD42832-12			120	190					
$\mu$ PD42832-15			150	235					

**Note:**

Package: C = Plastic DIP; G = Plastic Miniflat Package





## GENERAL INFORMATION

### MOS Static RAM Selection Guide

Device	Organization	Process	Access Time (ns)	Cycle Time (ns)	Supply Voltage	Maximum Power Dissipation (mW)		Package	Pins
						Standby	Active		
$\mu$ PD446-3	2K x 8	CMOS	150	150	+5	0.055*	209	C/G	24
$\mu$ PD446-2			200	200			165		
$\mu$ PD446-1			250	250			143		
$\mu$ PD446			450	450			99		
$\mu$ PD449-3	2K x 8	CMOS	150	150	+5	0.055*	209	C	24
$\mu$ PD449-2			200	200			165		
$\mu$ PD449-1			250	250			143		
$\mu$ PD449			450	450			99		
$\mu$ PD2147A-25	4K x 1	NMOS	25	25	+5	110	880	D	18
$\mu$ PD2147A-35			35	35					
$\mu$ PD2147A-45			45	45					
$\mu$ PD2149-2	1K x 4	NMOS	35	35	+5	—	990	D	18
$\mu$ PD2149-1			45	45					
$\mu$ PD2149			55	55					
$\mu$ PD4016-5	2K x 8	NMOS	120	120	+5	83	330	C	24
$\mu$ PD4016-3			150	150					
$\mu$ PD4016-2			200	200					
$\mu$ PD4016-1			250	250					
$\mu$ PD4311-35	16K x 1	Mix-MOS	35	35	+5	11	440	C	20
$\mu$ PD4311-45			45	45					
$\mu$ PD4311-55			55	55					
$\mu$ PD4314-35	4K x 4	Mix-MOS	35	35	+5	11	440	C	20
$\mu$ PD4314-45			45	45					
$\mu$ PD4314-55			55	55					
$\mu$ PD4361-40	64K x 1	Mix-MOS	40	40	+5	11	660	K	22
$\mu$ PD4361-45			45	45					
$\mu$ PD4361-55			55	55					
$\mu$ PD4361-70			70	70					
$\mu$ PD4362-45	16K x 4	Mix-MOS	45	45	+5	11	495	C	22
$\mu$ PD4362-55			55	55					
$\mu$ PD4362-70			70	70					
$\mu$ PD4364-12	8K x 8	Mix-MOS	120	120	+5	11/0.55/0.055	220	C/G	28
$\mu$ PD4364-15			150	150			220		
$\mu$ PD4364-20			200	200			193		
$\mu$ PD4464-15	8K x 8	CMOS	150	150	+5	0.055/0.0055	220	C/G	28
$\mu$ PD4464-20			200	200			193		
$\mu$ PD43256-10	32K x 8	Mix-MOS	100	100	+5	11/0.55	385	C/G	28
$\mu$ PD43256-12			120	120					
$\mu$ PD43256-15			150	150					

**Note:**

Package: C = Plastic DIP; G = Plastic Miniflat Package; D = Cerdip; K = Ceramic Leadless Chip Carrier (LCC)

\* Lower power version available; refer to the data sheet for more detail.

### ECL RAM Selection Guide

Device	Organization	Process	Address Access Time (ns)	Chip Select Access Time (ns)	Supply Voltage	Maximum Power Dissipation (mW)	Package	Pins
$\mu$ PB10422-7	256 x 4	10K	7	5*	-5.2	1144	D	24
$\mu$ PB10422-10			10	5*				
$\mu$ PB10470-10	4K x 1	10K	10	6	-5.2	1144	D	18
$\mu$ PB10470-15			15	8				
$\mu$ PB10474-8	1K x 4	10K	8	5	-5.2	1144	D	24
$\mu$ PB10474-10			10	6				
$\mu$ PB10474-15			15	8				
$\mu$ PB100422-7	256 x 4	100K	7	5*	-4.5	990	B/D	24
$\mu$ PB100422-10			10	5*				
$\mu$ PB100470-10	4K x 1	100K	10	6	-4.5	990	D	18
$\mu$ PB100470-15			15	8				
$\mu$ PB100474-4.5	1K x 4	100K	4.5	4	-4.5	2025	K	24
$\mu$ PB100474-6			6	4		2025	B/K	
$\mu$ PB100474-8			8	5		990	B/D	
$\mu$ PB100474-10			10	6		990	B/D	
$\mu$ PB100474-15			15	8		990	B/D	

**Note:**

Package: D = Ceramic DIP; B = Ceramic Flat Package; K = Ceramic Leadless Chip Carrier (LCC)

\* Block Select Access Time (ns).



# GENERAL INFORMATION



## EPROM Selection Guide

Device	Organization	Process	Access Time (ns)	Programming Option	Supply Voltage	Maximum Power Dissipation (mW)		Package	Pins
						Standby	Active		
$\mu$ PD2764-2	8K x 8	NMOS	200	UV	+5	210	499	D	28
$\mu$ PD2764			250	UV/OTP				C/D	
$\mu$ PD2764-3			300	UV/OTP				C/D	
$\mu$ PD2764-4			450	UV/OTP				C/D	
$\mu$ PD27128-2	16K x 8	NMOS	200	UV	+5	210	604	D	28
$\mu$ PD27128			250	UV/OTP				C/D	
$\mu$ PD27128-3			300	UV/OTP				C/D	
$\mu$ PD27128-4			450	UV/OTP				C/D	
$\mu$ PD27256	32K x 8	NMOS	250	UV	+5	210	604	D	28
$\mu$ PD27256-3			300						
$\mu$ PD27C64-20	8K x 8	CMOS	200	UV	+5	0.55	165	D	28
$\mu$ PD27C64-25			250	UV/OTP				C/D	
$\mu$ PD27C64-30			300	UV/OTP				C/D	
$\mu$ PD27C256-15	32K x 8	CMOS	150	UV	+5	0.55	165	D	28
$\mu$ PD27C256-20			200	UV/OTP				C/D	
$\mu$ PD27C256-25			250	UV/OTP				C/D	
$\mu$ PD27C256A-12	32K x 8	CMOS	120	UV	+5*	0.55	165	D/K	28
$\mu$ PD27C256A-15			150	UV/OTP				C/D/G/K	
$\mu$ PD27C256A-20			200	UV/OTP				C/D/G/K	
$\mu$ PD27C512-15	64K x 8	CMOS	150	UV	+5*	0.55	165	D	28
$\mu$ PD27C512-20			200						
$\mu$ PD27C512-25			250						
$\mu$ PD27C1024-15	64K x 16	CMOS	150	UV	+5*	0.55	275	D	40
$\mu$ PD27C1024-20			200						
$\mu$ PD27C1024-25			250						

### Note:

Package: C = Plastic DIP for OTP (One Time Programmable) EPROMs; G = Plastic Miniflat Package for OTP;  
D = Ceramic DIP with quartz window; K = Ceramic Leadless Chip Carrier with quartz window

\* Programming voltage =  $12.5 \pm 0.3$  V

### Mask-Programmable ROM Selection Guide

Device	Organization	Process	Access Time (ns)	Cycle Time (ns)	Operation	Maximum Power Dissipation (mW)*		Package	Pins
						Standby	Active		
$\mu$ PD2364A-1 $\mu$ PD2364A	8K x 8	NMOS	150 200	150 200	Static	83	385	C	24
$\mu$ PD2364E-1 $\mu$ PD2364E	8K x 8	NMOS	200 250	200 250	Static	105	420	C	28
$\mu$ PD23128E	16K x 8	NMOS	250	250	Static	138	495	C	28
$\mu$ PD23C64E-1 $\mu$ PD23C64E	8K x 8	CMOS	150 200	150 200	Static	0.165	165 138	C	28
$\mu$ PD23C128E-1 $\mu$ PD23C128E	16K x 8	CMOS	150 200	150 200	Static	0.165	165 138	C	28
$\mu$ PD23C256E-1 $\mu$ PD23C256E	32K x 8	CMOS	150 200	150 200	Static	0.165	165 138	C/G	28
$\mu$ PD23C1000-1 $\mu$ PD23C1000	128K x 8	CMOS	200 250	200 250	Static	0.55	220	C	28
$\mu$ PD23C2000	128K x 16 or 256K x 8	CMOS	250	250	Static	0.55	220	C	40

**Note:**

Package: C = Plastic DIP; G = Plastic Miniflat Package

\* Supply voltage = +5 V for all ROMs.

### Bipolar PROM Selection Guide

Device	Organization	Process	Address Access Time (ns)	Chip Select Access Time (ns)	Supply Voltage	Maximum Power Dissipation (mW)	Package	Pins
$\mu$ PB426-3 $\mu$ PB426-2 $\mu$ PB426-1 $\mu$ PB426	1K x 4	TTL	35 50 60 70	25 30 40 45	+5	826	C/D	18
$\mu$ PB429-3 $\mu$ PB429-2 $\mu$ PB429-1 $\mu$ PB429	2K x 8	TTL	45 50 60 70	30 30 40 50	+5	880	C/D	24

**Note:**

Package: C = Plastic DIP; D = Ceramic DIP



## **QUALITY AND RELIABILITY**

**2**

<b>Section 2 – Quality and Reliability</b>	<b>Page</b>
Introduction .....	2-1
Approaches to Total Quality Control .....	2-1
Implementations of Distributed Quality Control .....	2-1
Product Development .....	2-1
Wafer Fabrication Process Flow .....	2-1
Assembly Process Flow of Plastic Memories .....	2-2
Electrical Testing and Screening .....	2-2
Pre-Inventory Inspection .....	2-2
Reliability Assurance Test .....	2-3
Summary .....	2-3

### Introduction

NEC has adopted Total Quality Control (TQC) to ensure the highest quality and reliability of its state-of-the-art memory products. With TQC, excellence is built into the product at every phase of production.

As large-scale integration reaches higher density levels, simple quality inspections cannot ensure adequate levels of excellence. Only with TQC during every stage of production, can NEC maintain its total product superiority in the semiconductor industry.

### Approaches to Total Quality Control

Total Quality Control enables early detection of possible failures in memory products, so that problems in design may be prevented. Immediate action can then be taken before a problem occurs.

At NEC, all employees are involved with the concept and methodology of TQC. This quality insurance policy is an integral part of the entire organization.

NEC's research and development constantly strives to achieve higher standards. This ongoing process reduces extensive failure analysis and corrective actions taken as preventative measures.

Our goals are to upgrade quality standards and to further improve the superior product that has become synonymous with the NEC name.

### Implementations of Distributed Quality Control

Building excellence into a product requires the earliest possible detection of failure in each phase. Immediate action is taken to remove the cause of failure. Because fixed-station quality inspection often precludes the ability to take immediate action, it is necessary to perform quality control functions at each step — especially at the conceptual stage.

Here are the significant stages

- Product development
- Wafer processing
- Assembly
- Electrical testing and screening
- Pre-inventory inspection
- Reliability assurance test

### Product Development

The product development phase includes product conception, review of the device proposal, organization and physical element design, engineering evaluations, and transfer of the product to manufacturing.

In every step of the product development phase, quality and reliability requirements **must** be satisfied. Utilizing the TQC approach has shortened the product development cycles by two to three months. Building superiority into the product cannot be sacrificed — TQC is a way of life at NEC.

### Wafer Fabrication Process Flow

The in-process quality inspections (frequency) that occurs at the wafer fabrication stage are as follows:

Flow	Process	Typical Item	Frequency
	(Wafers)		
		Dimension	Every lot
	Incoming inspection	Resistivity	Every lot
		Appearance	Every lot
	(Masks)		
	Incoming inspection		
	Photo lithography	Alignment accuracy	Every lot
		Etching accuracy	Every lot
	Difuse and oxidize	Oxide thickness	Every lot
		Sheet resistivity	Every lot
	Metalize	Aluminum thickness	Every run
		Electrical parameters	Every lot
	Passivation	CVD thickness	Every run
Wafer sort	Electrical characteristics	100% chips	
Dicing			
Chip visual	Appearance	100% chips	
To assembly			

**Note:** The wafer fabrication steps repeated in the actual flow, which complies with our manufacturing specification, are eliminated in this diagram.



## Assembly Process Flow of Plastic Memories

The in-process quality inspections (frequency) that are done during the assembly process are as follows:

Flow	Process	Typical Item	Frequency
▽	Chip		
	(Lead frame, solder)		
□	Incoming Inspection		
○	Chip mounting	Appearance	Every lot
▽	(Fine Wire)		
	Incoming Inspection		
○	Wire bonding	Bond strength	Every shift
□	Pre-seal visual	Appearance	100% IC's
▽	(Molding compound)		
	Incoming Inspection		
○	Molding	Appearance	100% IC's
○	Thermal aging		
○	Plating		
□	Plating Inspection	Appearance	Every lot
		Solderability	Every day
		Thickness	Every day
○	Lead cut and bending		
○	Marking	Marking permanency	Every run
▽	To test		

## Electrical Testing and Screening

Electrical testing and infant mortality screening are performed at this stage. The flow chart below depicts the process.

Flow	Process	Frequency
▽	Assembly	
○	1st electrical test	100%
○	Burn-in	100%
○	2nd electrical test	100%
◇	PDA	
□	Pre-inventory Inspection	Every lot
□	Reliability assurance test	Every lot or every month
○	Warehouse/finished goods	
○	Customer	

In the first electrical test, DC parameters are tested, in accordance with electrical specifications, on 100% of each lot. This prescreen performance is completed prior to the infant mortality testing. 100% burn-in, as an integral part of the standard production process, is the most significant preventative measure NEC has implemented.

In the second electrical test, AC functional as well as DC parameter tests are performed. If the percentage of defective units exceeds a set limit, the lot is subject to an additional burn-in. During this second burn-in, the defective units undergo a failure analysis. The results of this analysis are then fed back into the process for corrective action.

### Pre-inventory Inspection

Prior to warehouse storage, lots are subject to an incoming inspection according to the following sampling plan:

- Electrical Test — DC parameters LTPD 3%  
Function test LTPD 3%
- Appearance — LTPD 3%

### Reliability Assurance Test

The reliability assurance tests performed by NEC consist of high temperature operating life (HTOL), high temperature humidity life (HTSL), high humidity storage life (HHS�), and high humidity operating life (HHOL). In addition, various environmental and mechanical tests are also performed. Table 1 shows test conditions of various life tests, environmental tests, and mechanical tests performed on samples taken from similar process families on a monthly basis.

**Table 1.**

Test Item	Symbol	MIL-STD 883B Method, Condition	Remarks
High temperature operating life	HTOL	1005D (T <sub>A</sub> = 125°C) V <sub>DD</sub> as specified	Note 1
High temperature storage life	HTSL	1008 (T <sub>A</sub> = 150°C)	Note 1
High humidity operating life	HHOL	T <sub>A</sub> = 85°C at 85% RH V <sub>DD</sub> as specified	Note 1
High humidity storage life	HHS�	T <sub>A</sub> = 85°C at 85% RH	Note 1
Pressure cooker test	PCT	125°C (2.5 atm)	Note 1
Lead Fatigue	C3	2004B2	Broken lead is considered to be a reject
Solderability	C4	T <sub>A</sub> = 230°C, 5 sec Use resin base flux	Less than 95% coverage is considered to be a reject
Soldering heat	C6	260°C, 10 sec w/out flux — Note 2	Note 1
Temperature cycle	C6	1010C; 10 cycles; -65°C to 150°C	Note 1
Thermal shock	C6	1011A; 15 cycles 0°C to 100°C	Note 1

**Notes:** 1. Electrical test per data sheet is performed. Devices that exceed these data sheet limits are considered to be rejects.

2. MIL-STD-750A Method 2031.

### Summary

Building quality and reliability into products is the most efficient way to ensure product excellence. NEC's TQC process steps form a consolidated quality control system and guarantees a superior product.

The introduction of 100% burn-in and the performance of monthly reliability assurance tests, have established a singularly high standard of excellence for NEC's large-scale integrated circuits.

With total commitment to Total Quality Control, NEC is committed to producing superior products. Through continuous research and development, extensive failure analysis and process improvements, NEC continues to set and maintain the highest standards of quality and reliability.



## APPLICATION-SPECIFIC MEMORIES

3

## Section 3 — Application-Specific Memories

Page

$\mu$ PD41101	910 x 8-Bit FIFO Memory .....	3-1
$\mu$ PD41102	1135 x 8-Bit FIFO Memory .....	3-13
$\mu$ PD41221	224,000-Bit Serial-Access NMOS RAM .....	3-25
$\mu$ PD41264	262,144-Bit Dual Port Dynamic NMOS RAM .....	3-33
App. Note 32	$\mu$ PD41221 Serial Access Memory with Customized Array Size .....	3-43
App. Note 33	$\mu$ PD41264 VRAM and $\mu$ PD7220A System Implementation .....	3-53
App. Note 34	$\mu$ PD41264 262,144-Bit Dual-Port Dynamic NMOS RAM .....	3-59

## PRELIMINARY INFORMATION

### Description

This device is a 910-word by 8-bit first-in first-out biport memory fabricated with the N-channel silicon gate process. The device helps to create an NTSC flicker-free television picture (noninterlace conversion) by providing intermediate storage and very high speed read and write operations.

The μPD41101 can also be used as a digital delay line. The delay length is variable from 10 to 910 bits.

### Features

- 910-word x 8-bit organization
- FIFO (first-in first-out) biport memory
- Suitable for NTSC, 4f<sub>SC</sub> digital television systems
- Asynchronous and simultaneous read/write operations
- Can be used as a 1H (910-bit) delay line
- TTL compatible
- Three-state outputs
- Single 5 V ± 10% power supply
- 24-pin, 300 mil DIP package


### Performance Ranges

Device	Read Cycle Time (Min)	Read Access Time (Max)	Write Cycle Time (Min)
μPD41101-3	34 ns	27 ns	34 ns
μPD41101-2	34 ns	27 ns	69 ns
μPD41101-1	69 ns	49 ns	69 ns

### Pin Identification

No.	Symbol	Function
1-4, 9-12	D <sub>OUT0</sub> -D <sub>OUT7</sub>	Read data outputs
5	$\overline{RE}$	Read enable input
6	RSTR	Read address reset input
7	GND	Ground
8	RCK	Read clock input
13-16, 21-24	D <sub>IN0</sub> -D <sub>IN7</sub>	Write data inputs
17	WCK	Write clock input
18	V <sub>CC</sub>	5 V power supply
19	RSTW	Write address reset input
20	$\overline{WE}$	Write enable input

### Pin Configuration



### Pin Functions

#### D<sub>IN0</sub>-D<sub>IN7</sub> [Data Inputs]

In a digital television application, the digital composite signal, luminance, chrominance, etc., information is written into these inputs.

#### D<sub>OUT0</sub>-D<sub>OUT7</sub> [Data Outputs]

These tri-state outputs are used to access the stored information. In a simple digital delay line application, a minimum delay of 10 clock cycles is required to move data from the data inputs to the data outputs.

#### $\overline{RSTW}$ [Write Address Reset Input]

Bringing this signal to a low level resets the internal write address to 0. The state of this input is strobed by the rising edge of WCK.

#### RSTR [Read Address Reset Input]

Strobed by the rising edge of RCK, this signal resets the internal read address to 0.

#### $\overline{WE}$ [Write Enable Input]

This input controls write operations. If  $\overline{WE}$  is at a low level, all write operations proceed. If  $\overline{WE}$  is at a high level, no data is written to storage cells and the write address stops increasing. The state of  $\overline{WE}$  is strobed by the rising edge of WCK.

#### $\overline{RE}$ [Read Enable Input]

This signal is similar to  $\overline{WE}$  but controls read operations. If  $\overline{RE}$  is at a high level, the data outputs become high impedance and the internal read address stops increasing. The state of  $\overline{RE}$  is strobed by the rising edge of RCK.

**WCK [Write Clock Input]**

All write operations are performed synchronously with WCK. The states of both  $\overline{RSTW}$  and  $\overline{WE}$  are strobed by the rising edge of WCK at the beginning of a cycle, and the data inputs are strobed by the rising edge of WCK at the end of a cycle. The internal write address increases with each WCK cycle unless  $\overline{WE}$  is at a high level to hold the write address constant. Unless inhibited by  $\overline{WE}$ , the internal write address will automatically wrap around from 909 to 0 and begin increasing again.

**RCK [Read Clock Input]**


All read operations are performed synchronously with RCK. The states of both  $\overline{RSTR}$  and  $\overline{RE}$  are strobed by the rising edge of RCK at the beginning of a cycle. This same edge of RCK starts the internal read operation, and access time is referenced to this edge. The internal read address increases with each RCK cycle unless  $\overline{RE}$  is at a high level to hold the read address constant. Unless inhibited by  $\overline{RE}$ , the internal read address will automatically wrap around from 909 to 0 and begin increasing again.

**Absolute Maximum Ratings**


Supply voltage, $V_{CC}$	-1.5 to +7.0 V
Voltage on any input pin, $V_I$	-1.5 to +7.0 V
Voltage on any output pin, $V_O$	-1.5 to +7.0 V
Short circuit output current, $I_{OS}$	20 mA
Operating temperature, $T_{OPR}$	-20 to +70°C
Storage temperature, $T_{STG}$	-55 to +125°C

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Block Diagram**



**Figure 1. Connection for Noninterlace Conversion**



83-003638B

### Recommended DC Operating Conditions

$T_A = -20$  to  $+70^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	
Ground	GND	0	0	0	V	
Input voltage high	$V_{IH}$	2.4		5.5	V	
Input voltage low	$V_{IL}$	-1.5		0.8	V	

### Capacitance

$T_A = -20$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$ ;  $f = 1\text{ MHz}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_I$			5	pF	$\overline{WE}$ , $\overline{RE}$ , WCK, RCK, RSTW, RSTR, $D_{IN0}$ - $D_{IN7}$
Output capacitance	$C_O$			7	pF	$D_{OUT0}$ - $D_{OUT7}$

**Note:**

(1) These parameters are sampled and not 100% tested.

### DC Characteristics

$T_A = -20$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Write/Read cycle operating current	$I_{CC}$			90	mA	
Input leakage current	$I_I$	-10		10	$\mu\text{A}$	$V_I = 0$ to $V_{CC}$ ; all other pins not under test = 0 V
Output leakage current	$I_O$	-10		10	$\mu\text{A}$	$D_{OUT}$ is disabled; $V_O = 0$ to 5.5 V
Output voltage high	$V_{OH}$	2.4			V	$I_{OH} = -1\text{ mA}$
Output voltage low	$V_{OL}$			0.4	V	$I_{OL} = 2\text{ mA}$

**Note:**

(1) All voltages are referenced to ground.



**AC Characteristics** $T_A = -20$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$ 

Symbol	Parameter	Limits						Unit	Test Conditions
		μPD41101-3		μPD41101-2		μPD41101-1			
		Min	Max	Min	Max	Min	Max		
t <sub>WCK</sub>	Write clock cycle time	34	1090	69	1090	69	1090	ns	
t <sub>WCW</sub>	WCK pulse width	14		25		25		ns	
t <sub>WCP</sub>	WCK precharge time	14		25		25		ns	
t <sub>RCK</sub>	Read clock cycle time	34	1090	34	1090	69	1090	ns	
t <sub>RCW</sub>	RCK pulse width	14		14		25		ns	
t <sub>RCP</sub>	RCK precharge time	14		14		25		ns	
t <sub>AC</sub>	Access time		27		27		49	ns	
t <sub>ACR</sub>	Access time after a reset cycle		49		49		49	ns	
t <sub>OH</sub>	Output hold time	5		5		5		ns	
t <sub>OHR</sub>	Output hold time after a reset cycle	5		5		5		ns	(Note 7)
t <sub>LZ</sub>	Output active time	5	27	5	27	5	49	ns	(Note 4)
t <sub>HZ</sub>	Output disable time	5	27	5	27	5	49	ns	(Note 4)
t <sub>DS</sub>	Data-in set-up time	14		18		18		ns	
t <sub>DH</sub>	Data-in hold time	5		5		5		ns	
t <sub>RS</sub>	Reset active set-up time	14		14		20		ns	(Note 8)
t <sub>RH</sub>	Reset active hold time	5		5		5		ns	(Note 8)
t <sub>RN1</sub>	Reset inactive hold time	5		5		5		ns	(Note 9)
t <sub>RN2</sub>	Reset inactive set-up time	14		14		20		ns	(Note 9)
t <sub>WES</sub>	Write enable set-up time	14		20		20		ns	(Note 10)
t <sub>WEH</sub>	Write enable hold time	5		5		5		ns	(Note 10)
t <sub>WEN1</sub>	Write enable high delay from WCK	5		5		5		ns	(Note 11)
t <sub>WEN2</sub>	Write enable low delay to WCK	14		20		20		ns	(Note 11)
t <sub>RES</sub>	Read enable set-up time	14		14		20		ns	(Note 10)
t <sub>REH</sub>	Read enable hold time	5		5		5		ns	(Note 10)
t <sub>REN1</sub>	Read enable high delay from RCK	5		5		5		ns	(Note 11)
t <sub>REN2</sub>	Read enable low delay to RCK	14		14		20		ns	(Note 11)
t <sub>WEW</sub>	Write disable pulse width	0	(Note 6)	0	(Note 6)	0	(Note 6)	ms	
t <sub>REW</sub>	Read disable pulse width	0	(Note 6)	0	(Note 6)	0	(Note 6)	ms	
t <sub>RSTW</sub>	Write reset time	0	(Note 6)	0	(Note 6)	0	(Note 6)	ms	
t <sub>RSTR</sub>	Read reset time	0	(Note 6)	0	(Note 6)	0	(Note 6)	ms	
t <sub>T</sub>	Transition time	3	35	3	35	3	35	ns	

**Note:**


- (1) All voltages are referenced to ground.
- (2) Input pulse rise and fall times assume  $t_T = 5$  ns.
- (3) Input pulse levels = GND to 3 V. Transition times are measured between 3 V and 0 V.
- (4) This delay is measured at  $\pm 200$  mv from the steady state voltage with the load specified in figure 4. Under any conditions,  $t_{LZ} \geq t_{HZ}$ .
- (5) Input timing reference levels = 1.5 V.

## AC Characteristics (cont)


### Note [cont]:

- (6)  $t_{WEW}$  (max) and  $t_{REW}$  (max) must be satisfied by the next equations in 1 line cycle operation:  
 $t_{WEW} + t_{RSTW} + 910t_{WCK} \leq 1 \text{ ms}$   
 $t_{REW} + t_{RSTR} + 910t_{RCK} \leq 1 \text{ ms}$
- (7) This parameter has meaning when  $t_{RCK} \geq t_{ACR}$  (max).
- (8) If either  $t_{RS}$  or  $t_{RH}$  is less than the specified value, reset operations are not guaranteed.
- (9) If either  $t_{RN1}$  or  $t_{RN2}$  is less than the specified value, internal reset operations may extend to cycles immediately preceding or following the period of desired reset operations.
- (10) If either  $t_{WES}$  or  $t_{WEH}$  ( $t_{RES}$  or  $t_{REH}$ ) is less than the specified value, write (read) disable operations are not guaranteed.
- (11) If either  $t_{WEN1}$  or  $t_{WEN2}$  ( $t_{REN1}$  or  $t_{REN2}$ ) is less than the specified value, internal write (read) disable operations may extend to cycles immediately preceding or following the period of desired disable operations.

**Figure 2. Connection for a 1H (910 Bit) Delay Line**




**AC Input Timing Reference Waveform**




3


**AC Output Timing Reference Waveform**



**Figure 3. Output Load for  $t_{AC}$ ,  $t_{ACR}$ ,  $t_{OH}$ , and  $t_{OHR}$**




**Figure 4. Output Load for  $t_{LZ}$  and  $t_{HZ}$**



Timing Waveforms


Basic Timing for Noninterlace Conversion



83-003655B


## Timing Waveforms (cont)

### Application Timing for Noninterlace Conversion




3

### 910-Bit Delay Line




Timing Waveforms (cont)

n-Bit Delay Line



83-003643B


Re-Read Operation



83-003644B


## Timing Waveforms (cont)

### Read or Write Reset




3

### Write Disable




**Timing Waveforms (cont)**

**Read Disable**




**(910-m)-Bit Delay Line, No. 1**



## Timing Waveform (cont)

(910-m)-Bit Delay Line, No. 2







## PRELIMINARY INFORMATION

### Description

This device is a 1135-word by 8-bit first-in first-out biport memory fabricated with the N-channel silicon gate process. The device helps to create a PAL flicker-free television picture (noninterlace conversion) by providing intermediate storage and very high speed read and write operations.

The μPD41102 can also be used as a digital delay line. The delay length is variable from 12 to 1135 bits.

### Features

- 1135-word x 8-bit organization
- FIFO (first-in first-out) biport memory
- Suitable for PAL, 4f<sub>SC</sub> digital television systems
- Asynchronous and simultaneous read/write operations
- Can be used as a 1H (1135-bit) delay line
- TTL compatible
- Three-state outputs
- Single 5 V ± 10% power supply
- 24-pin, 300 mil DIP package


### Performance Ranges

Device	Read Cycle Time (Min)	Read Access Time (Max)	Write Cycle Time (Min)
μPD41102-3	28 ns	21 ns	28 ns
μPD41102-2	28 ns	21 ns	56 ns
μPD41102-1	56 ns	40 ns	56 ns

### Pin Identification

No.	Symbol	Function
1-4, 9-12	DOUT <sub>0</sub> -DOUT <sub>7</sub>	Read data outputs
5	$\overline{RE}$	Read enable input
6	$\overline{RSTR}$	Read address reset input
7	GND	Ground
8	RCK	Read clock input
13-16, 21-24	DIN <sub>0</sub> -DIN <sub>7</sub>	Write data inputs
17	WCK	Write clock input
18	V <sub>CC</sub>	5 V power supply
19	$\overline{RSTW}$	Write address reset input
20	$\overline{WE}$	Write enable input

### Pin Configuration



### Pin Functions

#### DIN<sub>0</sub>-DIN<sub>7</sub> [Data Inputs]

In a digital television application, the digital composite signal, luminance, chrominance, etc., information is written into these inputs.

#### DOUT<sub>0</sub>-DOUT<sub>7</sub> [Data Outputs]

These tri-state outputs are used to access the stored information. In a simple digital delay line application, a minimum delay of 12 clock cycles is required to move data from the data inputs to the data outputs.

#### $\overline{RSTR}$ [Write Address Reset Input]

Bringing this signal to a low level resets the internal write address to 0. The state of this input is strobed by the rising edge of WCK.

#### $\overline{RSTR}$ [Read Address Reset Input]

Strobed by the rising edge of RCK, this signal resets the internal read address to 0.

#### $\overline{WE}$ [Write Enable Input]

This input controls write operations. If  $\overline{WE}$  is at a low level, all write operations proceed. If  $\overline{WE}$  is at a high level, no data is written to storage cells and the write address stops increasing. The state of  $\overline{WE}$  is strobed by the rising edge of WCK.

#### $\overline{RE}$ [Read Enable Input]

This signal is similar to  $\overline{WE}$  but controls read operations. If  $\overline{RE}$  is at a high level, the data outputs become high impedance and the internal read address stops increasing. The state of  $\overline{RE}$  is strobed by the rising edge of RCK.

### WCK [Write Clock Input]

All write operations are performed synchronously with WCK. The states of both  $\overline{RSTW}$  and  $\overline{WE}$  are strobed by the rising edge of WCK at the beginning of a cycle, and the data inputs are strobed by the rising edge of WCK at the end of a cycle. The internal write address increases with each WCK cycle unless  $\overline{WE}$  is at a high level to hold the write address constant. Unless inhibited by  $\overline{WE}$ , the internal write address will automatically wrap around from 1134 to 0 and begin increasing again.

### RCK [Read Clock Input]


All read operations are performed synchronously with RCK. The states of both  $\overline{RSTR}$  and  $\overline{RE}$  are strobed by the rising edge of RCK at the beginning of a cycle. This same edge of RCK starts the internal read operation, and access time is referenced to this edge. The internal read address increases with each RCK cycle unless  $\overline{RE}$  is at a high level to hold the read address constant. Unless inhibited by  $\overline{RE}$ , the internal read address will automatically wrap around from 1134 to 0 and begin increasing again.

### Absolute Maximum Ratings

Supply voltage, $V_{CC}$	-1.5 to +7.0 V
Voltage on any input pin, $V_I$	-1.5 to +7.0 V
Voltage on any output pin, $V_O$	-1.5 to +7.0 V
Short circuit output current, $I_{OS}$	20 mA
Operating temperature, $T_{OPR}$	-20 to +70°C
Storage temperature, $T_{STG}$	-55 to +125°C


**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Block Diagram



83-003339B

**Figure 1. Connection for NonInterface Conversion**



3

### Recommended DC Operating Conditions

$T_A = -20$  to  $+70^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	
Ground	GND	0	0	0	V	
Input voltage high	$V_{IH}$	2.4		5.5	V	
Input voltage low	$V_{IL}$	-1.5		0.8	V	

### Capacitance

$T_A = -20$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$ ;  $f = 1\text{ MHz}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_i$			5	pF	WE, RE, WCK, RCK, RSTW, RSTR, $D_{IN0}$ - $D_{IN7}$
Output capacitance	$C_o$			7	pF	$D_{OUT0}$ - $D_{OUT7}$

**Note:**

(1) These parameters are sampled and not 100% tested.

### DC Characteristics

$T_A = -20$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Write/Read cycle operating current	$I_{CC}$			90	mA	
Input leakage current	$I_i$	-10		10	$\mu\text{A}$	$V_i = 0$ to $V_{CC}$ ; all other pins not under test = 0 V
Output leakage current	$I_o$	-10		10	$\mu\text{A}$	$D_{OUT}$ is disabled; $V_o = 0$ to 5.5 V
Output voltage high	$V_{OH}$	2.4			V	$I_{OH} = -1\text{ mA}$
Output voltage low	$V_{OL}$			0.4	V	$I_{OL} = 2\text{ mA}$

**Note:**

(1) All voltages are referenced to ground.

**AC Characteristics**

T<sub>A</sub> = -20 to +70°C; V<sub>CC</sub> = 5.0 V ± 10%

Symbol	Parameter	Limits						Unit	Test Conditions
		μPD41102-3		μPD41102-2		μPD41102-1			
		Min	Max	Min	Max	Min	Max		
t <sub>WCK</sub>	Write clock cycle time	28	880	56	880	56	880	ns	
t <sub>WCW</sub>	WCK pulse width	12		20		20		ns	
t <sub>WCP</sub>	WCK precharge time	12		20		20		ns	
t <sub>RCK</sub>	Read clock cycle time	28	880	28	880	56	880	ns	
t <sub>RCW</sub>	RCK pulse width	12		12		20		ns	
t <sub>RCP</sub>	RCK precharge time	12		12		20		ns	
t <sub>AC</sub>	Access time		21		21		40	ns	
t <sub>ACR</sub>	Access time after a reset cycle		40		40		40	ns	
t <sub>OH</sub>	Output hold time	5		5		5		ns	
t <sub>OHR</sub>	Output hold time after a reset cycle	5		5		5		ns	(Note 7)
t <sub>LZ</sub>	Output active time	5	21	5	21	5	40	ns	(Note 4)
t <sub>HZ</sub>	Output disable time	5	21	5	21	5	40	ns	(Note 4)
t <sub>DS</sub>	Data-in set-up time	12		15		15		ns	
t <sub>DH</sub>	Data-in hold time	5		5		5		ns	
t <sub>RS</sub>	Reset active set-up time	12		12		20		ns	(Note 8)
t <sub>RH</sub>	Reset active hold time	5		5		5		ns	(Note 8)
t <sub>RN1</sub>	Reset inactive hold time	5		5		5		ns	(Note 9)
t <sub>RN2</sub>	Reset inactive set-up time	12		12		20		ns	(Note 9)
t <sub>WES</sub>	Write enable set-up time	12		20		20		ns	(Note 10)
t <sub>WEH</sub>	Write enable hold time	5		5		5		ns	(Note 10)
t <sub>WEN1</sub>	Write enable high delay from WCK	5		5		5		ns	(Note 11)
t <sub>WEN2</sub>	Write enable low delay to WCK	12		20		20		ns	(Note 11)
t <sub>RES</sub>	Read enable set-up time	12		12		20		ns	(Note 10)
t <sub>REH</sub>	Read enable hold time	5		5		5		ns	(Note 10)
t <sub>REN1</sub>	Read enable high delay from RCK	5		5		5		ns	(Note 11)
t <sub>REN2</sub>	Read enable low delay to RCK	12		12		20		ns	(Note 11)
t <sub>WEW</sub>	Write disable pulse width	0	(Note 6)	0	(Note 6)	0	(Note 6)	ms	
t <sub>REW</sub>	Read disable pulse width	0	(Note 6)	0	(Note 6)	0	(Note 6)	ms	
t <sub>RSTW</sub>	Write reset time	0	(Note 6)	0	(Note 6)	0	(Note 6)	ms	
t <sub>RSTR</sub>	Read reset time	0	(Note 6)	0	(Note 6)	0	(Note 6)	ms	
t <sub>T</sub>	Transition time	3	35	3	35	3	35	ns	

**Note:**


- (1) All voltages are referenced to ground.
- (2) Input pulse rise and fall times assume t<sub>T</sub> = 5 ns.
- (3) Input pulse levels = GND to 3 V. Transition times are measured between 3 V and 0 V.
- (4) This delay is measured at ± 200 mv from the steady state voltage with the load specified in figure 4. Under any conditions, t<sub>LZ</sub> ≥ t<sub>HZ</sub>.
- (5) Input timing reference levels = 1.5 V.

## AC Characteristic (cont)


### Note [cont]:

- (6)  $t_{WEW}$  (max) and  $t_{REW}$  (max) must be satisfied by the next equations in 1 line cycle operation:  
 $t_{WEW} + t_{RSTW} + 1135t_{WCK} \leq 1 \text{ ms}$   
 $t_{REW} + t_{RSTR} + 1135t_{RCK} \leq 1 \text{ ms}$
- (7) This parameter has meaning when  $t_{RCK} \geq t_{ACR}$  (max).
- (8) If either  $t_{RS}$  or  $t_{RH}$  is less than the specified value, reset operations are not guaranteed.
- (9) If either  $t_{RN1}$  or  $t_{RN2}$  is less than the specified value, internal reset operations may extend to cycles immediately preceding or following the period of desired reset operations.
- (10) If either  $t_{WES}$  or  $t_{WEH}$  ( $t_{RES}$  or  $t_{REH}$ ) is less than the specified value, write (read) disable operations are not guaranteed.
- (11) If either  $t_{WEN1}$  or  $t_{WEN2}$  ( $t_{REN1}$  or  $t_{REN2}$ ) is less than the specified value, internal write (read) disable operations may extend to cycles immediately preceding or following the period of desired disable operations.

**Figure 2. Connection for a 1H (1135-Bit) Delay Line**




**AC Input Timing Reference Waveform**




3


**AC Output Timing Reference Waveform**



**Figure 3. Output Load for  $t_{AC}$ ,  $t_{ACR}$ ,  $t_{OH}$ , and  $t_{OHR}$**




**Figure 4. Output Load for  $t_{LZ}$  and  $t_{HZ}$**



### Timing Waveforms (cont)


#### Basic Timing for Noninterface Conversion



83-003640B

## Timing Waveforms (cont)


### Application Timing for Noninterlace Conversion



83-003641C

3

### 1135-Bit Delay Line




83-003642B




**Timing Waveforms (cont)**

**n-Bit Delay Line**




**Re-Read Operation**




## Timing Waveforms (cont)

### Read or Write Reset




3

### Write Disable




**Timing Waveforms (cont)**

**Read Disable**




**(1135-m)-Bit Delay Line, No. 1**



## Timing Waveforms (cont)

### (1135-m)-Bit Delay Line, No. 2





## Description

The NEC μPD41221 is a 224,000-bit serial-access memory that uses the same technology as standard N-channel MOS dynamic RAMs. The dynamic circuit technology based on the one transistor memory cell is combined with the double polysilicon NMOS process technology.

The μPD41221 is well-suited for use as a field memory for television systems. The memory array, organized as 320 rows by 700 columns, is a size that can satisfy almost all requirements for NTSC and PAL. Memory operation is based on one horizontal scanning period (1H). A serial read or write operation is executed on a row within 1H.

The operation sequence within 1H is as follows:

- (1) The row location is specified by  $\overline{RCR}$  (reset to row 0),  $\overline{INC}$  (+1 increment), or  $\overline{DEC}$  (-1 decrement).
- (2) A data transfer cycle (from the row to the data register) is selected by  $\overline{RAS}$  active with  $\overline{WE}$  high.
- (3)  $\overline{SC}$  causes a serial write or read operation between the data input/output and the data register from column 0 to any column location up to 700.
- (4)  $\overline{REF}$  (refresh control) executes internal automatic refresh asynchronously with serial operation.
- (5) A data restore cycle (from the data register to the row selected) is selected by  $\overline{RAS}$  active with  $\overline{WE}$  low.

Address pins are eliminated because serial address functions are built into the chip. SYN, an open-drain output, is in the low-impedance state from the 608th  $\overline{SC}$  cycle to the beginning of the data restore cycle, allowing system designers to generate a horizontal sync signal.

The μPD41221 data register stores memory data on one word line. A fast serial read or write is executed between the data input/output and the data register. During the serial operation, data refresh cycles for the memory array can be performed asynchronously.


## Features

- 224,000 × 1 serial-access memory
- Screen size memory array suitable for NTSC and PAL
- +5 V ± 10% single power supply
- On-chip substrate bias generator
- Two key functional blocks:  
320-row by 700-column memory array  
700-bit data register
- Full serial operation with line pointer control
- Variable serial cycle numbers up to column bit size
- Input data appears on data output in serial write cycle
- Dual (refresh/serial) operation
- Refresh cycle: 320 cycles/2ms
- Power dissipation:  
-Active: 385 mW (max)  
-Standby: 82.5 mW (max)
- All inputs TTL-compatible
- Three-state HCMOS-compatible output
- Output data caused by negative  $\overline{SC}$  transition is maintained up to next  $\overline{SC}$  or  $\overline{RAS}$  negative transition

## Performance Ranges

Device	$\overline{SC}$ Cycle Time	Access Time from $\overline{SC}$	Serial Read Cycle Current	Serial Write Cycle Current
μPD41221-70	70 ns	55 ns	55 mA	55 mA
μPD41221-90	90 ns	75 ns	45 mA	45 mA


## Pin Configuration



**Pin Identification**

No.	Symbol	Function
1	INC	Row counter increment
2	DEC	Row counter decrement
3	RCR	Row counter reset
4	D <sub>OUT</sub>	Data out
5, 13	NC	No connection
6	SC	Serial control
7	GND	Ground
8	RAS	Row address strobe
9	WE	Write enable
10	D <sub>IN</sub>	Data in
11	SYN	Sync acknowledge
12	REF	Refresh control
14	V <sub>CC</sub>	+5 V ± 10% power supply

**Block Diagram**



**Absolute Maximum Ratings**

Supply voltage on V <sub>CC</sub> relative to GND, V <sub>CC</sub>	-1.0 to +7.0 V
Supply voltage on inputs relative to GND, V <sub>I</sub>	-1.0 to +7.0 V
Supply voltage on outputs relative to GND, V <sub>O</sub>	-1.0 to +7.0 V
Operating temperature, T <sub>OPR</sub>	-10 to +70°C
Storage temperature, T <sub>STG</sub>	-55 to +125°C
Short circuit output current, I <sub>OS</sub>	50 mA
Power dissipation, P <sub>D</sub>	1.0 W

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, f = 1 MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance (RAS, REF, SC, WE, D <sub>IN</sub> , RCR, INC, DEC)	C <sub>I</sub>			10	pF	GND = 0 V
Output capacitance (D <sub>OUT</sub> , SYN)	C <sub>O</sub>			10	pF	GND = 0 V

**DC Characteristics**

T<sub>A</sub> = -10 to +55°C; V<sub>CC</sub> = 5.0 V ± 10%; GND = 0 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	
Input voltage, low	V <sub>IL</sub>	-1.0		0.8	V	
Input voltage, high	V <sub>IH</sub>	2.4		5.5	V	
Output voltage, low	V <sub>OL</sub>	0		0.2 V <sub>CC</sub>	V	I <sub>OL</sub> = 20 μA
Output voltage, high	V <sub>OH</sub>	0.7 V <sub>CC</sub>		V <sub>CC</sub>	V	I <sub>OH</sub> = -20 μA
Input leakage current	I <sub>I</sub>	-10		10	μA	V <sub>IN</sub> = 0 V to 5.5 V; all other pins = 0 V
Output leakage current	I <sub>O</sub>	-10		10	μA	D <sub>OUT</sub> disabled, V <sub>OUT</sub> = 0 V to 5.5 V
Standby current	I <sub>CC1</sub>			15	mA	I <sub>O</sub> = 0 mA (D <sub>OUT</sub> , SYN); RAS, SC, REF, INC, DEC, and RCR = V <sub>IH</sub>

## Power Supply Current Characteristics

$T_A = -10$  to  $+55^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ ,  $\text{GND} = 0\text{V}$

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD41221-70			μPD41221-90				
		Min	Typ	Max	Min	Typ	Max		
Data transfer cycle current	$I_{CC2}$			45			45	mA	$t_{RC} = t_{RC} \text{ min}$
Data restore cycle current	$I_{CC3}$			40			40	mA	$t_{RC} = t_{RC} \text{ min}$
REF refresh cycle current	$I_{CC4}$			40			40	mA	$t_{FC} = t_{FC} \text{ min}$
Serial read cycle current	$I_{CC5}$			55			45	mA	$t_{SC} = t_{SC} \text{ min}$
Serial write cycle current	$I_{CC6}$			55			45	mA	$t_{SC} = t_{SC} \text{ min}$
Row counter reset cycle current	$I_{CC7}$			20			20	mA	Minimum timing
Row counter increment cycle current	$I_{CC8}$			20			20	mA	Minimum timing
Row counter decrement cycle current	$I_{CC9}$			20			20	mA	Minimum timing

### Note:

(1) An initial pause of 2ms is required after power-up, followed by any eight cycles of  $\overline{\text{RAS}}$  or  $\overline{\text{REF}}$  before achieving proper device operation.

## AC Characteristics

$T_A = -10$  to  $+55^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ ,  $\text{GND} = 0\text{V}$

Parameter	Symbol	Limits				Unit	Test Conditions
		μPD41221-70		μPD41221-90			
		Min	Max	Min	Max		
$\overline{\text{RAS}}$ cycle time	$t_{RC}$	710		710		ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	500	2000	500	2000	ns	
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	200		200		ns	
$\overline{\text{RAS}}$ to $\overline{\text{REF}}$ delay time	$t_{RFD}$	200		200		ns	
$\overline{\text{RAS}}$ to $\overline{\text{SC}}$ delay time	$t_{RSD}$	300		300		ns	
Read setup time before $\overline{\text{RAS}}$ low	$t_{RRS}$	0		0		ns	
Read hold time after $\overline{\text{RAS}}$ high	$t_{RRH}$	20		20		ns	
$\overline{\text{REF}}$ precharge time before $\overline{\text{RAS}}$ low	$t_{FRP}$	200		200		ns	
$\overline{\text{SC}}$ precharge time before $\overline{\text{RAS}}$ low	$t_{SRP}$	200		200		ns	
$\overline{\text{WE}}$ setup time before $\overline{\text{RAS}}$ low	$t_{WRS}$	0		0		ns	
$\overline{\text{WE}}$ hold time after $\overline{\text{RAS}}$ low	$t_{WRH}$	50		50		ns	
Output disable time from $\overline{\text{RAS}}$ low	$t_{RSZ}$	0	400	0	400	ns	(Note 1)
$\overline{\text{REF}}$ cycle time	$t_{FC}$	710		710		ns	
$\overline{\text{REF}}$ pulse width	$t_{REF}$	500		500		ns	
$\overline{\text{REF}}$ precharge time	$t_{FP}$	200		200		ns	
$\overline{\text{SC}}$ cycle time	$t_{SC}$	70		90		ns	
$\overline{\text{SC}}$ pulse width	$t_{SA}$	25	2000	35	2000	ns	
$\overline{\text{SC}}$ precharge time	$t_{SP}$	25	2000	35	2000	ns	
$\overline{\text{WE}}$ setup time before $\overline{\text{SC}}$ low	$t_{WSS}$	0		0		ns	
$\overline{\text{WE}}$ hold time after $\overline{\text{SC}}$ low	$t_{WSH}$	25		35		ns	
Read setup time before $\overline{\text{SC}}$ low	$t_{RSS}$	0		0		ns	
Read hold time after $\overline{\text{SC}}$ high	$t_{RSH}$	20		30		ns	
Data input setup time before $\overline{\text{SC}}$ low	$t_{DSS}$	0		0		ns	
Data input hold time after $\overline{\text{SC}}$ low	$t_{DSH}$	25		35		ns	
Access time from $\overline{\text{SC}}$	$t_{SAC}$		55		75	ns	



**AC Characteristics (cont)**


$T_A = -10$  to  $+55^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ ,  $GND = 0\text{V}$

Parameter	Symbol	Limits				Unit	Test Conditions
		μPD41221-70		μPD41221-90			
		Min	Max	Min	Max		
Output disable time from $\overline{SC}$ low	$t_{SCZ}$	5	40	5	60	ns	(Note 1)
RAS to RCR delay time	$t_{RRD}$	200		200		ns	
RAS to INC delay time	$t_{RID}$	200		200		ns	
RAS to DEC delay time	$t_{RDD}$	200		200		ns	
RCR pulse width	$t_{RCR}$	100	2000	100	2000	ns	
INC pulse width	$t_{INC}$	100	2000	100	2000	ns	
DEC pulse width	$t_{DEC}$	100	2000	100	2000	ns	
Time between $\overline{RCR}$ and $\overline{INC}$	$t_{RIP}$	100		100		ns	
Time between $\overline{INC}$ and $\overline{DEC}$	$t_{IDP}$	100		100		ns	
Time between $\overline{RCR}$ and $\overline{DEC}$	$t_{RDP}$	100		100		ns	
$\overline{RCR}$ precharge time before $\overline{RAS}$ low	$t_{RRP}$	100		100		ns	
$\overline{INC}$ precharge time before $\overline{RAS}$ low	$t_{IRP}$	100		100		ns	
$\overline{DEC}$ precharge time before $\overline{RAS}$ low	$t_{DRP}$	100		100		ns	
SYN response time after 608th $\overline{SC}$	$t_{SYA}$		200		200	ns	
SYN recovery time after $\overline{RAS}$ low	$t_{SYR}$	0	1400	0	1400	ns	
Refresh interval	$t_{REF}$		2		2	ms	
$\overline{RAS}$ precharge (serial operation)	$t_{RPS}$		2		2	ms	
Serial data output valid	$t_{SOV}$		2		2	ms	
Transition time	$t_T$	3	35	3	35	ns	


**Note:**

- (1)  $t_{SCZ}$  and  $t_{RSZ}$  define the times at which the output achieves the open-circuit condition and are not referenced to output voltage levels. The duration of the output voltage level depends on the time constant of the load. See input and output timing waveforms and figures 1 and 2.
- (2) Timing measurements assume  $t_T = 5\text{ ns}$ .
- (3)  $V_{IH}$  (min) and  $V_{IL}$  (max) are the reference levels for measuring the timing of input signals and  $t_T$ .

**Figure 1. Loading Conditions Test Circuit for SYN**




**Figure 2. Loading Conditions Test Circuit for DOUT**




## Timing Waveforms


### Input Timing




### Output Timing




### Data Transfer Cycle




### Data Restore Cycle



### REF Refresh Cycle




### Serial Read Data Output Control




3

### Timing Waveforms (cont)


#### Serial Read and Write Cycles



#### Row Counter Cycle




#### Sync Acknowledge



## Timing Waveforms (cont)

### Total Timing Scheme



3



### Description

The NEC μPD41264 is a 262-144-bit Dual Port Memory equipped with a 64K × 4 dynamic RAM port and a 256 × 4 serial read port. The RAM port looks exactly like the NEC standard 64K × 4 dynamic RAM, μPD41464. The serial read port is connected to an internal 1024-bit data register through a 256 × 4 serial read output control and makes the memory look as if it were organized as 256 words of 1024 bits, each of which is read out serially 4 bits at a time.

The μPD41264 features full asynchronous dual access capability except when transferring memory cell data from a selected word line of the RAM array to the data register. To perform the data transfer, a special timing cycle using a transfer clock is necessary for the RAM port. On the other hand, the serial read port can operate without any change even during the data transfer period. Following the data transfer clock transition, the serial read output changes from an old line to a new line. The serial read start location on the new line is addressable in the data transfer cycle.

The RAM has a write-per-bit capability in addition to the conventional operation modes. Out of 4 data bits, individually selected bits can be written.

The μPD41264 utilizes a double poly layer, N-channel, silicon gate process which provides high storage cell density, high performance, and high reliability.

Refresh is accomplished by performing RAS-only refresh cycles or normal read or write cycles on the 256 address combination of A<sub>0</sub> through A<sub>7</sub> during a 4ms period. An automatic internal refresh is also available, using hidden refresh or CAS before RAS timing and on-chip internal refresh circuitry. Note that the transfer of a row of data from the memory array to the data register also refreshes that row.

All inputs and outputs, including clocks, are TTL-compatible. All address lines and data-in are latched on-chip to simplify system design. Data-out is unlatched to allow greater system flexibility.

The μPD41264 is packaged in a 24-pin, dual-in-line, plastic package and is guaranteed for operation from 0°C to +70°C. Packages are designed for insertion in mounting-hole rows on 400-mil (10.16mm) centers.

### Features

- Combination of three key functional blocks
  1. 64K × 4 dynamic RAM
  2. 1024-bit data register
  3. 256 × 4 serial read output control
- Two data ports: one random access port one serial read port
- Data transfer from RAM to data register
- Fast serial read output from data register: up to 40ns
- Dual port accessibility except data transfer
- Address start of serial read follows data transfer


### Features (cont)

- Possible data transfer also in parallel with serial read
  - Real time data transfer
- Single +5V ± 10% power supply
- On-chip substrate bias generated
- RAM port based on 64K × 4 specifications
  - 2 main clocks: RAS, CAS, multiplexed address inputs
  - Common data input and output using 3-state output
  - OE allows direct connection of IO and address lines to simplify system design
  - Refresh: 256 cycles/4ms
  - Read, early write, late write, read-write/read-modify write, RAS-only refresh, and page mode capability
  - CAS before RAS: automatic internal refresh using on-chip refresh address counter
  - CAS-controlled output allows hidden refresh
  - Write-per-bit capability regarding 4 IO bits
    - Write bit select multiplexed on IO<sub>0</sub>-IO<sub>3</sub>
- Activation with RAS causes data transfer
  - Same RAS cycle time as RAM operation
  - Row address inputs specify a word line transferred to data register
  - Column address inputs specify start location of following serial read
  - DT low-to-high transition transfers 1024 bits of data on the word line to the data register, and the start location to serial read control
  - Serial port can either operate during real time data transfer or be in a standby state
- SC performs fast serial read operation of 256 × 4 organization
  - SOE presents serial data on SO<sub>0</sub> - SO<sub>3</sub>
  - SOE allows direct connection of multiple serial outputs for extension of data length
- Speed and power performance

	μPD41264-12	μPD41264-15	
<b>RAM Port</b>			
<b>Access Time</b>	t <sub>RAC</sub>	120ns max	150ns max
	t <sub>CAC</sub>	60ns max	75ns max
	t <sub>OEA</sub>	30ns max	40ns max
<b>Cycle Time</b>	t <sub>RC</sub>	220ns min	270ns min
<b>Serial Port</b>			
<b>Access Time</b>		40ns max	60ns max
	<b>Cycle Time</b>	40ns min	60ns min
<b>Dissipation Power</b>			
<b>Both Ports Operating</b>	853mW max	715mW max	
<b>Both Ports Standby</b>	66mW max	66mW max	

- All inputs, outputs, and clocks fully TTL-compatible
- 3-state outputs for both random and serial access
- Double poly layer, N-channel, silicon gate technology
- 24-pin plastic DIP with 400mil width


**Pin Configuration**



**Pin Identification**

Pin No.	Symbol	I/O	Description
1	SC	Input	Serial Control
2, 3, 22, 23	SO <sub>0</sub> -SO <sub>3</sub>	Output	Serial Read Outputs
4	DT/OE	Input	Data Transfer/Output Enable
5, 6, 19, 20	W <sub>0</sub> -W <sub>3</sub> IO <sub>0</sub> -IO <sub>3</sub>	Input/Output	Write Select in Write-per-Bit Data Inputs and Outputs
7	WB/WE	Input	Write-per-Bit/Write Enable
8	RAS	Input	Row Address Strobe
9-11, 13-17	A <sub>0</sub> -A <sub>7</sub>	Input	Address Inputs
12	V <sub>CC</sub>		+5V Power Supply
18	CAS	Input	Column Address Strobe
21	SOE	Input	Serial Output Enable
24	GND		Ground

**Block Diagram**



## Device Operation

### Overall description

As already shown the μPD41264 consists of the RAM port and the serial read port. The RAM port performs both standard dynamic RAM operation modes and the data transfer operation. All these operations are based on the conventional  $\overline{\text{RAS}}/\overline{\text{CAS}}$  timing cycle. In the data transfer cycle the data in each memory cell on the selected word line is transferred to the corresponding data register through a data transfer gate at the same time. The serial read port shows the data of the data register in serial order. The RAM port and the serial read port can operate asynchronously, except during the data transfer period because the data transfer gate is turned on.

### Addressing

The 262,144-bit memory array is arranged in a 256-row by 1024-column matrix. Each of 4 data bits in the RAM port corresponds to 65,536 memory cells. Therefore, 16 address bits are required to decode 1 memory cell location. Eight row address bits are set up on pins  $A_0$  through  $A_7$  and latched onto the chip by  $\overline{\text{RAS}}$ . Then the 8 column address bits are set up on pins  $A_0$  through  $A_7$  and latched onto the chip by  $\overline{\text{CAS}}$ . All addresses must be stable on or before the falling edges of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ .  $\overline{\text{RAS}}$  is similar to a chip enable. When  $\overline{\text{RAS}}$  is activated, 1024 cells on the selected word line are sensed simultaneously. The sense amplifier automatically restores the data.  $\overline{\text{CAS}}$  is used as a chip select activating the column decoder and the input and output buffers. Through 1 of 256 column decoders, 4 memory cells on the word line are connected to 4 data buses, respectively.

In the data transfer cycle 8 row address bits are used to select 1 of the 256 possible rows involved in the transfer of data to the data registers. Eight column address bits are assigned to select the 1 out of 256 serial decoders that corresponds to the start location of the following serial read cycle.

In the serial read port, when SC is activated, 4 data bits in the 1024 data registers are transferred to 4 serial data buses, respectively, and read out. By activating SC repeatedly, the serial read operation starting from the location specified in the data transfer cycle is performed within the 1024 bits in the data register.

### RAM port operation

An operation in the RAM port begins with a negative transition of  $\overline{\text{RAS}}$ .  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  have minimum pulse widths as specified in the timing table. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle once begun must be within specifications. The following functions are multiplexed pins in the RAM port to reduce the number of pins.

1.  $\overline{\text{DT}}/\overline{\text{OE}}$
2.  $\overline{\text{WB}}/\overline{\text{WE}}$
3.  $W_i/\text{IO}_i$  ( $i = 0, 1, 2, 3$ )

$\overline{\text{OE}}$ ,  $\overline{\text{WE}}$  and  $\text{IO}_i$  are all based on the same functional concepts as in conventional RAMs.  $\overline{\text{DT}}$ ,  $\overline{\text{WB}}$  and  $W_i$  are all inputs to be applied with set-up and hold times referenced

### RAM port operation (cont)

to the  $\overline{\text{RAS}}$  negative transition in the same way as row address inputs. The  $\overline{\text{DT}}$  level determines whether a cycle is a RAM operation or a data transfer operation.  $\overline{\text{WB}}$  affects only write cycles and determines whether or not the write-per-bit capability is used.  $W_i$  specifies data bits to be written in the write cycles with the write-per-bit capability. In the following explanation these multiplexed pins are described as, for example,  $\overline{\text{DT}}/\overline{\text{OE}}$ , depending on the function then being used.

To use the μPD41264 in the random access mode,  $\overline{\text{DT}}/\overline{\text{OE}}$  must be high as  $\overline{\text{RAS}}$  falls. Holding  $\overline{\text{DT}}/\overline{\text{OE}}$  high disconnects the 1024-bit data register from the corresponding 1024 digit lines of the memory array. On the other hand, to perform the data transfer cycle,  $\overline{\text{DT}}/\overline{\text{OE}}$  must be low as  $\overline{\text{RAS}}$  falls. The 1024 data transfer gates are opened and a data transfer will occur from one of the memory rows to the data register.

**Read Cycle.** A read cycle is performed by activating a  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{OE}}$  as  $\overline{\text{RAS}}$  falls. Holding  $\overline{\text{DT}}/\overline{\text{OE}}$  high during the  $\overline{\text{CAS}}$  active time. The data pin ( $W_i/\text{IO}_i$ ) ( $i = 0, 1, 2, 3$ ) remains in a high-impedance state until valid data appears at the output at access time. Device access time,  $t_{\text{ACC}}$ , is the longest of the following three calculated intervals:

1.  $t_{\text{ACC}} = t_{\text{RAC}}$
2.  $t_{\text{ACC}} = \overline{\text{RAS}}$  to  $\overline{\text{CAS}}$  delay ( $t_{\text{RCD}}$ ) +  $t_{\text{CAC}}$
3.  $t_{\text{ACC}} = \overline{\text{RAS}}$  to  $\overline{\text{OE}}$  delay +  $t_{\text{OEA}}$

Access time from  $\overline{\text{RAS}}$ ,  $t_{\text{RAC}}$ , access time from  $\overline{\text{CAS}}$ ,  $t_{\text{CAC}}$ , and access time from  $\overline{\text{OE}}$ ,  $t_{\text{OEA}}$ , are device parameters.  $\overline{\text{RAS}}$  to  $\overline{\text{CAS}}$  delay and  $\overline{\text{RAS}}$  to  $\overline{\text{OE}}$  delay are system-dependent timing parameters.

The output becomes valid after the access time has elapsed and remains valid while both  $\overline{\text{CAS}}$  and  $\overline{\text{OE}}$  are low.  $\overline{\text{CAS}}$  or  $\overline{\text{OE}}$  going high returns it to a high-impedance state.

**Write Cycle.** A write cycle is performed by bringing  $\overline{\text{WB}}/\overline{\text{WE}}$  low during the  $\overline{\text{RAS}}/\overline{\text{CAS}}$  operation. The falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{WB}}/\overline{\text{WE}}$  strobes data on ( $W_i/\text{IO}_i$ ) into the on-chip data latch. To make use of the write-per-bit capability  $\overline{\text{WB}}/\overline{\text{WE}}$  must be low as  $\overline{\text{RAS}}$  falls. In this case data bits to which the write operation is applied can be specified by keeping  $W_i/\text{IO}_i$  high with set-up and hold times referenced to the  $\overline{\text{RAS}}$  negative transition.

For those data bits of  $W_i/\text{IO}_i$  that are kept low as  $\overline{\text{RAS}}$  falls, the write operation is inhibited on the chip. If  $\overline{\text{WB}}/\overline{\text{WE}}$  is high as  $\overline{\text{RAS}}$  falls, the write-per-bit capability does not work and the write operation is performed for all four data bits.

**Early Write Cycle.** An early write cycle is performed by bringing  $\overline{\text{WB}}/\overline{\text{WE}}$  low before  $\overline{\text{CAS}}$ . The data is strobed in by  $\overline{\text{CAS}}$  with set-up and hold times referenced to this signal. The output remains in the high-impedance state for the entire cycle. ( $\overline{\text{DT}}/\overline{\text{OE}}$ ) must meet  $\overline{\text{DT}}$  high set-up and hold times as  $\overline{\text{RAS}}$  falls but otherwise does not affect any circuit operation during the  $\overline{\text{CAS}}$  active period.



**Read-Write/Read-Modify-Write [RW/RMW] Cycle.** An RW/RMW cycle is performed by bringing  $(\overline{WB}/\overline{WE})$  low with  $\overline{RAS}$  and  $\overline{CAS}$  low.  $(W_i/I)_i$  shows read data at access time. After that, with preparation for the coming write operation,  $(W_i/I)_i$  is returned to the high-impedance state by  $(\overline{DT}/\overline{OE})$  going high. The data to be written is strobed in by  $(\overline{WB}/\overline{WE})$  with set-up and hold times referenced to this signal.

**Late Write Cycle.** This cycle shows the timing flexibility of  $(\overline{DT}/\overline{OE})$  which can be activated just after  $(\overline{WB}/\overline{WE})$  falls, even when  $(\overline{WB}/\overline{WE})$  is brought low after  $\overline{CAS}$ .

**Refresh Cycle.** A cycle at each of the 256 row addresses ( $A_0$  through  $A_7$ ) will refresh all storage cells. Any operation cycle performed in the RAM port (i.e., read, write, refresh, or data transfer) refreshes the 1024 bits selected by the  $\overline{RAS}$  addresses or an on-chip refresh address counter.

**RAS-only Refresh.** A cycle with  $\overline{RAS}$ -only active refreshes the memory.  $\overline{CAS}$  is maintained high during the  $\overline{RAS}$  active period to keep  $(W_i/I)_i$  in the high-impedance state. This is the recommended refresh mode, especially when the memory system consists of multiple rows of memory devices. The data outputs may be OR-tied with no bus contention when  $\overline{RAS}$ -only refresh cycles are performed.

**CAS before RAS Refresh.** The μPD41264 has an internal refresh function. When  $\overline{CAS}$  is low as  $\overline{RAS}$  falls, the on-chip control circuitry works so that the refresh operation is performed for row addresses specified by the refresh address counter. In this cycle the circuit operation based on  $\overline{CAS}$  is maintained in a reset state. When the internal refresh operation is completed, an increment in the refresh address counter is automatically performed with preparation for the next  $\overline{CAS}$  before  $\overline{RAS}$  cycle.

**Hidden Refresh.** A hidden refresh accomplishes a refresh cycle following a read cycle without disturbing the read data output. Once valid, the data output is controlled by  $\overline{CAS}$  and  $\overline{OE}$ . After the read cycle,  $\overline{CAS}$  is held low while  $\overline{RAS}$  goes high for precharge. A  $\overline{RAS}$ -only cycle is then performed and the data output remains valid. The refresh operation itself is just the same as the  $\overline{CAS}$  before  $\overline{RAS}$  refresh. Therefore, the internal refresh operation is repeated with the valid data output.

**Page Mode Cycle.** Page mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. This is done by maintaining  $\overline{RAS}$  low while successive  $\overline{CAS}$  cycles are performed. Page mode operation allows a faster data transfer rate as  $\overline{RAS}$  addresses are maintained internally and do not have to be reapplied. During this operation, read, write and RW/RMW cycles are possible. Note that the write-per-bit control specified in the entry write cycle is maintained through the following page write cycle.

**Data Transfer Cycle.** A data transfer cycle is performed by bringing  $\overline{DT}/(\overline{OE})$  low as  $\overline{RAS}$  falls. As described previously, 1 of the 256 rows involved in the data transfer and the start location of the following serial read cycle in the serial read port are specified by address inputs.  $\overline{DT}/(\overline{OE})$  must be low for a specified time from  $\overline{RAS}$  and  $\overline{CAS}$  so that the data transfer condition may be satisfied. The  $\overline{DT}$  low-to-high transition causes two transfer operations through the data transfer gates: column address buffer outputs to serial address counters and memory cell data amplified on digit lines to the data register.  $\overline{RAS}$  and  $\overline{CAS}$  must be low during these data transfer operations to keep the transferred data in the RAM port.

### Serial read port operation

The serial read port operation is used only to read out serially the data in the data registers starting from a specified location. The entire operation therefore follows the data transfer cycle. Data stored in the serial register will remain valid for a minimum of 4 ms after the data transfer cycle. The only condition under which the serial read port must synchronize with the RAM port is when the  $\overline{DT}/(\overline{OE})$  positive transition must occur within a specified period in an SC cycle. Except for this SC cycle, the serial read port can operate asynchronously with the RAM port. The data output will appear at  $SO_i$  after an access time of  $t_{SCA}$  from SC high only when  $\overline{SOE}$  is maintained low. The SC cycle which includes the  $\overline{DT}/(\overline{OE})$  positive transition shows old data in the data register; the following SC cycles show new data transferred to the data register serially and in a looped manner. The serial data output is maintained until the next SC is activated.  $\overline{SOE}$  controls the impedance of the serial output allowing multiplexing of more than one bank of μPD41264 memories into the same external circuitry. When  $\overline{SOE}$  is at a low-logic level,  $SO_i$  will be enabled and the proper data read out. When  $\overline{SOE}$  is at a high-logic level,  $SO_i$  will be disabled and be in the high-impedance state.

### Absolute Maximum Ratings\*

Supply Voltage on Any Pin Except $V_{CC}$ Relative to GND, $V_{R1}$	-1.0V to +7.0V
Supply Voltage on $V_{CC}$ Relative to GND, $V_{R2}$	-1.0V to +7.0V
Operating Temperature, $T_{OPR}$	0°C to +70°C
Storage Temperature, $T_{STG}$	-55°C to +125°C
Short-circuit Output Current, $I_{OS}$	50mA
Power Dissipation, $P_D$	1.5W

\* COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

T<sub>A</sub> = 0°C to +70°C

### Recommended Operating Conditions

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	
Supply Voltage	GND		0		V	
High-level Input Voltage	V <sub>IH</sub>	2.4		5.5	V	
Low-level Input Voltage	V <sub>IL</sub>	-1.0		0.8	V	

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5.0V ± 10%; GND = 0V

### Input/Output Electrical Characteristics

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Leakage Current	I <sub>IL</sub>	-10		10	μA	V <sub>IN</sub> = 0V to 5.5V; all other pins not under test = 0V
Output Leakage Current	I <sub>OL</sub>	-10		10	μA	D <sub>OUT</sub> (IO, SO <sub>i</sub> ) is disabled; V <sub>OUT</sub> = 0V to 5.5V
RAM Port High-level Output Voltage	V <sub>OH(R)</sub>	2.4		V <sub>CC</sub>	V	I <sub>OH(R)</sub> = -2mA
RAM Port Low-level Output Voltage	V <sub>OL(R)</sub>	0		0.4	V	I <sub>OL(R)</sub> = 4.2mA
Serial Read Port High-level Output Voltage	V <sub>OH(S)</sub>	2.4		V <sub>CC</sub>	V	I <sub>OH(S)</sub> = -2mA
Serial Read Port Low-level Output Voltage	V <sub>OL(S)</sub>	0		0.4	V	I <sub>OL(S)</sub> = 4.2mA

Operation modes which define power supply currents for each port are described in the following table.

## Power Supply Current

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5.0V ± 10%; GND = 0V

Port	Symbol	Operating Conditions
RAM	RW	Read or write cycle, RAS, CAS cycling, t <sub>RC</sub> = t <sub>RC</sub> (min)
RAM	STB	Standby, RAS = V <sub>IH</sub> , D <sub>OUT</sub> = high impedance
RAM	ROR	RAS-only refresh, RAS cycling, CAS = V <sub>IH</sub> , t <sub>RC</sub> = t <sub>RC</sub> (min)
RAM	PAGE	Page mode operation, RAS = V <sub>IL</sub> , CAS cycling, t <sub>PC</sub> = t <sub>PC</sub> (min)
RAM	CBR	CAS before RAS refresh, CAS low as RAS falls, t <sub>RC</sub> = t <sub>RC</sub> (min)
RAM	DTR	Data transfer cycle, DT low as RAS falls, t <sub>RC</sub> = t <sub>RC</sub> (min)
Serial Read	STB	Standby, SC = $\overline{\text{SOE}}$ = V <sub>IH</sub>
Serial Read	ACT	Serial read cycle, $\overline{\text{SOE}}$ = V <sub>IL</sub> , SC cycling, t <sub>SCC</sub> = t <sub>SCC</sub> (min)

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5.0V ± 10%; GND = 0V

Port	Symbol	Limits						Test Conditions	
		μPD41264-12			μPD41264-15				
RAM	Serial Read	Symbol	Min	Typ	Max	Min	Typ	Max	Unit
RW	STB	I <sub>CC1</sub>			95			85	mA
STB	STB	I <sub>CC2</sub>			12			12	mA
ROR	STB	I <sub>CC3</sub>			75			65	mA
PAGE	STB	I <sub>CC4</sub>			65			55	mA
CBR	STB	I <sub>CC5</sub>			75			65	mA
DTR	STB	I <sub>CC6</sub>			120			100	mA
RW	ACT	I <sub>CC7</sub>			155			130	mA
STB	ACT	I <sub>CC8</sub>			60			45	mA
ROR	ACT	I <sub>CC9</sub>			135			110	mA
PAGE	ACT	I <sub>CC10</sub>			125			100	mA
CBR	ACT	I <sub>CC11</sub>			135			110	mA
DTR	ACT	I <sub>CC12</sub>			180			145	mA

Note: ① No load on IO<sub>i</sub> and SO<sub>i</sub>. Except for I<sub>CC2</sub>, real values depend on output loading and cycle rates.

## Capacitance

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5.0V ± 10%; GND = 0V; f = 1MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Capacitance, Address Inputs (A <sub>0</sub> to A <sub>7</sub> )	C <sub>I(A)</sub>			5	pF	
Input Capacitance, Data Transfer/Output Enable	C <sub>I(DT/OE)</sub>			6	pF	
Input/Output Capacitance, Write Select/RAM Data IO	C <sub>IO(W/IO)</sub>			7	pF	
Input Capacitance, Write-per-Bit/Write Enable	C <sub>I(WB/WE)</sub>			8	pF	
Input Capacitance, Row Address Strobe	C <sub>I(RAS)</sub>			8	pF	
Input Capacitance, Column Address Strobe	C <sub>I(CAS)</sub>			8	pF	
Input Capacitance, Serial Output Enable	C <sub>I(SOE)</sub>			6	pF	
Output Capacitance, Serial Read Output	C <sub>O(SO)</sub>			7	pF	
Input Capacitance, Serial Control	C <sub>I(SC)</sub>			8	pF	

3

## AC Input/Output Timing Waveforms




Figure 1. Output Loading, RAM Port





Figure 2. Output Loading, Serial Read Port



**AC Characteristics** ① ②

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5.0V ± 10%; GND = 0V

**Switching Characteristics** ③

No. ④	Parameter	Symbol	Limits		Unit	Test Conditions		
			41264-12	41264-15				
4	Access Time from RAS	t <sub>RAC</sub>	120	150	ns	⑤		
5	Access Time from CAS	t <sub>CAC</sub>	60	75	ns	⑤		
36	Access Time from OE	t <sub>OEA</sub>	30	40	ns			
57	Serial Output Access Time from SC	t <sub>SCA</sub>	40	60	ns	⑥		
55	Serial Output Access Time from SOE	t <sub>SOA</sub>	35	50	ns	⑥		
6	Output Disable Time from CAS High	t <sub>OFF</sub>	0	30	0	40	ns	⑦
39	Output Disable Time from OE High	t <sub>OEZ</sub>	0	30	0	40	ns	⑦
50	Serial Output Disable Time from SOE High	t <sub>SOZ</sub>	0	30	0	40	ns	⑦

- Notes:**
- ① See AC input/output timing waveforms.
  - ② See Figures 1 and 2.
  - ③ An initial pause of 100μs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
  - ④ No. equals a number attached to each parameter in the timing waveforms.
  - ⑤ Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub>(max). If t<sub>RCD</sub> is greater than the maximum recommended value given in the table, t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds the values shown.
  - ⑥ Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub>(max).
  - ⑦ An output disable time defines the time at which the output achieves the open-circuit condition and is not referenced to output voltage levels.
  - ⑧ Data in the serial output register remains valid for 4 ms (min) after a data transfer cycle.

**AC Characteristics (Cont.)** ① ②

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5.0V ± 10%; GND = 0V

**Timing Requirements** ③

No. ④	Parameter	Symbol	Limits		Unit	Test Conditions		
			41264-12	41264-15				
1	Random Read or Write Cycle Time	t <sub>RC</sub>	220	270	ns			
2	Read-Write/Read-Modify-Write Cycle	t <sub>RWC</sub>	300	355	ns			
3	Page Mode Cycle Time	t <sub>PC</sub>	120	145	ns			
7	Transition Time (rise and fall)	t <sub>T</sub>	3	50	3	50	ns	
8	RAS Precharge Time	t <sub>RP</sub>	90	100	ns			
9	RAS Pulse Width	t <sub>RAS</sub>	120	10000	150	10000	ns	
10	RAS Hold Time	t <sub>RSH</sub>	60	75	ns			
11	CAS Precharge Time (non-page mode)	t <sub>CPN</sub>	25	30	ns			
12	CAS Precharge Time (page mode only)	t <sub>CP</sub>	50	60	ns			
13	CAS Pulse Width	t <sub>CAS</sub>	60	10000	75	10000	ns	
14	CAS Hold Time	t <sub>CSH</sub>	120	150	ns			
15	RAS to CAS Delay Time	t <sub>RCD</sub>	25	60	30	75	ns	⑤
16	CAS High to RAS Low Precharge Time	t <sub>CRP</sub>	10	10	ns			
17	Row Address Set-up Time	t <sub>ASR</sub>	0	0	ns			
18	Row Address Hold Time	t <sub>RAH</sub>	15	20	ns			
19	Column Address Set-up Time	t <sub>ASC</sub>	0	0	ns			
20	Column Address Hold Time	t <sub>CAH</sub>	20	25	ns			
21	Column Address Hold Time after RAS Low	t <sub>AR</sub>	80	100	ns			
22	Read Command Set-up Time	t <sub>RCS</sub>	0	0	ns			
23	Read Command Hold Time after RAS High	t <sub>RRH</sub>	20	20	ns	⑤		

**AC Characteristics (Cont.)** ① ②

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5.0V ± 10%; GND = 0V

**Timing Requirements** ③

No. ④	Parameter	Symbol	Limits		Unit	Test Conditions	
			41264-12	41264-15			
24	Read Command Hold Time after CAS High	t <sub>RCH</sub>	0	0	ns	⑤	
25	Write Command Set-up Time	t <sub>WCS</sub>	0	0	ns	⑦	
26	Write Command Hold Time	t <sub>WCH</sub>	35	45	ns		
27	Write Command Hold Time after RAS Low	t <sub>WCR</sub>	95	120	ns		
28	Write Command Pulse Width	t <sub>WP</sub>	35	45	ns		
29	Write Command to RAS Lead Time	t <sub>RWL</sub>	40	45	ns		
30	Write Command to CAS Lead Time	t <sub>CWL</sub>	40	45	ns		
31	Data in Set-up Time	t <sub>DS</sub>	0	0	ns	⑧	
32	Data in Hold Time	t <sub>DH</sub>	35	45	ns	⑧	
33	Data in Hold Time after RAS Low	t <sub>DHR</sub>	95	120	ns		
34	CAS to WE Delay	t <sub>CWD</sub>	100	120	ns	⑦	
35	RAS to WE Delay	t <sub>RWD</sub>	160	195	ns	⑦	
37	OE High to Data in Set-up Delay	t <sub>OED</sub>	35	40	ns		
38	OE High Hold Time after WE Low	t <sub>OEH</sub>	30	40	ns		
40	CAS before RAS Refresh Set-up Time	t <sub>CSR</sub>	10	10	ns		
41	CAS before RAS Refresh Hold Time	t <sub>CHR</sub>	25	30	ns		
42	RAS High to CAS Low Precharge Time	t <sub>RPC</sub>	0	0	ns		
43	Refresh Time Interval	t <sub>REF</sub>		4		4	ms
44	DT Low Set-up Time	t <sub>DLS</sub>	0	0	ns		
45	DT Low Hold Time after RAS Low	t <sub>RDH</sub>	100	130	ns		
46	DT Low Hold Time after CAS Low	t <sub>CDH</sub>	40	55	ns		
47	SC High to DT High Delay	t <sub>SDD</sub>	10	20	ns		
48	SC Low Hold Time after DT High	t <sub>SDH</sub>	10	20	ns		
49	OE Pulse Width	t <sub>OE</sub>	35	40	ns		
51	Serial Clock Cycle Time	t <sub>SCC</sub>	40	50000	60	50000	ns
52	SC Pulse Width	t <sub>SCH</sub>	10	20	ns		
53	SC Precharge Time	t <sub>SCL</sub>	10	20	ns		
54	SOE Low to Serial Output Set-up Delay	t <sub>SOO</sub>	5	5	ns		
56	Serial Output Hold Time after SC High	t <sub>SOH</sub>	10	10	ns		
58	DT High Set-up Time	t <sub>DHS</sub>	0	0	ns		
59	DT High Hold Time	t <sub>DHH</sub>	20	25	ns		
60	DT High to RAS High Delay	t <sub>DTR</sub>	10	10	ns		
61	DT High to CAS High Delay	t <sub>DTC</sub>	10	10	ns		
62	OE to RAS Inactive Set-up Time	t <sub>OES</sub>	10	10	ns		
64	Write-per-Bit Set-up Time	t <sub>WBS</sub>	0	0	ns		
65	Write-per-Bit Hold Time	t <sub>WBH</sub>	20	25	ns		
66	Write Bit Selection Set-up Time	t <sub>WS</sub>	0	0	ns		

## AC Characteristics (Cont.) ①②


T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5.0V ± 10%; GND = 0V

### Timing Requirements ③


No. ④	Parameter	Symbol	Limits		Test Unit Conditions
			41264-12	41264-15	
67	Write Bit Selection Hold Time	t <sub>WH</sub>	20	25	ns
68	SOE Pulse Width	t <sub>SOE</sub>	15	20	ns
69	SOE Precharge Time	t <sub>SOP</sub>	15	20	ns
70	DT High Hold Time After RAS High	t <sub>DTH</sub>	20	25	ns

- Notes:**
- ① See input/output timing waveforms.
  - ② See Figures 1 and 2.
  - ③ V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Additionally, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
  - ④ No. equals a number attached to each parameter in the timing waveforms.
  - ⑤ Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, access time is controlled exclusively by t<sub>CAC</sub>.
  - ⑥ Either t<sub>RAH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
  - ⑦ t<sub>WCS</sub>, t<sub>WCD</sub>, and t<sub>WWD</sub> are restrictive operating parameters in read-write and read-modify-write cycles only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data output will remain open-circuit throughout the entire cycle. If t<sub>WCD</sub> ≥ t<sub>WCD</sub> (min) and t<sub>WWD</sub> ≥ t<sub>WWD</sub> (min), the cycle is a read-write and the data output will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data out (at access time and until CAS goes back to V<sub>IH</sub>) is indeterminate.
  - ⑧ These parameters are referenced to CAS leading edge in early write cycles and to (WB/WE) leading edge in delayed write or read-modify-write cycles.

## Timing Waveforms




## Timing Waveforms (cont)




**Timing Waveforms (cont)**

**Read-Write/Read-Modify-Write Cycles**




**Note:**  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Additionally, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .

**RAS-only Refresh**




**Note:**  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Additionally, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .

**Hidden Refresh**



**Note:**  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Additionally, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .


**CAS before RAS Refresh**



**Note:**  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Additionally, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .


## Timing Waveforms (cont)

Page Mode Read Cycle



Note:  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Additionally, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .


Page Mode Write Cycle





Note:  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Additionally, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .

Timing Waveforms (cont)

Data Transfer Cycle (Port B Standby)



Data Transfer Cycle (Port B Active)



Note:  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Additionally, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .

### Introduction

This article introduces a new 320-row x 700-bit-field memory device. Originally designed for the television market, this device will find its way into many applications which require storing data in a raster format. NMOS DRAM technology, a 14-pin plastic DIP package and a unique row-pointer addressing scheme offer a low-cost device for smaller system size. The array size can be customized to meet customer applications. See figure 1.

The television business is driven by picture quality, which is an important attribute in the consumer decision-making process. High-definition television (HDTV) is usually direct broadcast transmission of 1125 line resolution. Higher picture quality can also be achieved by using the current NTSC standard and improving the image at the receiver end. It is for this market that the  $\mu$ PD41221 has immediate application. Because VCRs, CATV, video processing and special effects equipment

use similar components, the  $\mu$ PD41221 finds many applications in this family of products.


In the associated industry of teletext, system price keeps terminals out of the average consumer's home.

This article shows how the frame buffer memory can reduce component cost and simplify system design. The inevitable success of this product could allow an inexpensive terminal (using tv as the monitor) to be given to the subscriber for only a monthly service charge.

The personal computer business is maturing and stabilizing and two or three companies are becoming the de facto standards. With standardization comes opportunities to develop add-on PC products. Playing a dominant role in this market are the image grabber and video digital signal processing option packages. The  $\mu$ PD41221 finds many and varied applications in this business segment. Before studying various applications, let us look at the device architecture and operation.

3

Figure 1.  $\mu$ PD41221C Die Photo



83-001551A



### Device Definition

NEC has produced a field memory to fit most tv specifications (see table 1). This device is manufactured at low cost using 256K DRAM NMOS technology. Produced on the same lines as the 256K DRAM, the storage cells are similar, while peripheral circuits differ from those of the standard DRAM.

The device is line-addressable with the three signals  $\overline{INC}/\overline{DEC}/\overline{RCR}$ , and therefore allows packaging in a 14-pin dual in-line package. See figure 2.

This serial memory operates by sequential readout of each bit (column) in a row. Rows correspond to scan lines on the tv screen. The correspondence between bits in the memory and points on the screen is achieved by analog-to-digital conversion of the composite video signal which has been sampled at three times the frequency of the subcarrier signal. Seven outputs of the A/D converter are then stored in the serial memory.

As seen in table 1, the μPD41221 can meet most tv standards and, by minor photomask modifications, can be customized to any size.

**Table 1. Field Memory Specification for TV Standards**


TV Standard	Sampling Rate	Memory Size	Rate
NTSC	4f <sub>SC</sub>	263 x 910	69 ns
	3f <sub>SC</sub>	263 x 682	93 ns
	2.5f <sub>SC</sub>	263 x 569	112 ns
PAL	4f <sub>SC</sub>	313 x 1135	56 ns
	3f <sub>SC</sub>	313 x 851	75 ns
	2.5f <sub>SC</sub>	313 x 709	90 ns

### Internal Device Description


#### Organization

The memory array is similar to a standard DRAM containing a balanced bit line, 1/2C dummy cell and sense amplifier. A single-transistor transfer gate allows the level on the bit-line pairs to flow through and be latched in the line buffer (see figures 3 and 4). A four-phase dynamic shift register provides the appropriately timed column decode to cause a transfer from the line buffer to the serial data bus (read operation). The write operation is simply a reverse of the read, taking the data from the serial I/O and latching it in the line buffer.

**Figure 2. 41221 Pinout**



**Figure 3. Block Diagram**



## Unique Serial Read and Write Function

An initial pause of 2 ms is required after power up. After this pause it is recommended that 8 cycles of  $\overline{REF}$ ,  $\overline{INC}$ ,  $\overline{DEC}$ ,  $\overline{RCR}$ , and  $\overline{RAS}$  be performed. The total number of dummy cycles required is 40 cycles.

$$8 \times (\overline{RAS} + \overline{REF} + \overline{INC} + \overline{DEC} + \overline{RCR}) = 40 \text{ cycles}$$

This requirement is invisible to the CRT user since a few seconds are required for the CRT to heat up.

The timing consistent with CRT operation is broken down into two time zones: (1) display time and (2) horizontal retrace time. See figure 6. Row selection can occur at any time but the row-selection pulse must be completed 100 ns before the data-transfer cycle. The negative transition of  $\overline{RAS}$  starts a chain of internal clocks which precharge the bit lines, enable the sense amplifiers and turn on the transfer gates allowing the data to flow through and be latched in the line buffer (figure 4). A minimum of 710 ns is required to complete the data transfer operation, which occurs during the horizontal retrace time.

200 ns after  $\overline{RAS}$  goes high, the serial clock can become active, beginning the serial-write, serial-read cycle for the display time. Refer to figure 5 for the following discussion of the line buffer and shift register. Data has been latched in the line buffer, which is actually two 176 column buffers (column 0-351) and two 174 column buffers (columns 352-699). Each line buffer pair has a shift register which provides the column decode enable, transferring data to the serial I/O pair. The I/O pairs are connected to four differential input selectors. I/O<sub>0</sub> and I/O<sub>1</sub> are tied to a serial bus which is driven from either the read selector or write selector. I/O<sub>2</sub> and I/O<sub>3</sub> are tied to a second set of read and write selectors.

During a read ( $\overline{WE}$  high), one enabled read selector receives and amplifies the differential signal and inputs it to the data-out buffer.  $\overline{WE}$  going low initiates a write operation by enabling the appropriate write and read selector driving the serial bus and resetting the decoded flip-flop in the line buffer.

**Note:** During a write operation the read selector is also active so that data also appears at data out, delayed by one serial access. The alternating reads and writes within the same operation is a unique feature not found in other DRAMs.

## Data Restore

After 700  $\overline{SC}$  serial clock cycles, the output does not wrap around but switches unconditionally to a high state following the next  $\overline{SC}$  low transition and remains high for any number of additional clocks (read cycle). For a write cycle the output follows the input. At the completion of the serial read or write, an internal clock signal, RAS1, has been active from the beginning of the

data-transfer cycle throughout the serial read/write cycle. Due to leakage, the level of this signal begins to decay and may affect stored data. For this reason it is recommended that a data-restore cycle be performed after each period of serial read/write operation. Of course, the data-transfer operation performs a full refresh. It is the relatively long time period of maintaining RAS1 for the full scan line which creates the need for the data-restore cycle.


The data-restore cycle is achieved by bringing  $\overline{WE}$  and then  $\overline{RAS}$  low 200 ns after the last  $\overline{SC}$  and  $\overline{REF}$  clock. Data restore precharges the bit line and enables the sense amplifier, thus restoring all 700 cells for the previously selected row.

## Refresh

The  $\overline{REF}$  operation is executed by an on-chip refresh counter which is incremented by each refresh cycle. Nine address bits from the counter are multiplexed and sent to the row-address buffer and decoder which enables the selected row. The row selection process also generates internal row clock signals, and the full refresh functions occurs.


3

**Figure 4. Basic Schematics of Sense-Amp. and Line Buffer**




83-001554A

Figure 5. Basic Schematics of Shift Register



83-001555B

Figure 6. μPD41221 Timing Diagram



Data Transfer	0			0
Data Restore			0	0
REF Refresh		0		0
Serial Write		0		
Serial Read		0		
R.C. Reset	0		0	0
R.C. Increment		0		0
R.C. Decrement		0		0

Note:

[1] In this table a "0" indicates that the operation is available using the timing shown above.

83-001556C

In an interlaced or non-interlaced CRT application, all 320 scan lines are read and restored every 16.6 or 33.3 milliseconds (one frame time). Obviously, this violates the 320 cycle/2 ms requirements. The  $\overline{REF}$  input (pin 12) provides a method of supplying approximately 90 refresh pulses per scan line (refresh cycle = 710 ns) thus easily providing the 320 cycles within 4 scan lines.

One refresh scheme is simply to use a convenient clock (200 kHz to 1 MHz) from the system time-base generator. Gating this clock on and off with the horizontal synchronous pulse would ensure a  $\overline{REF}$  refresh during the serial read/write time. Pin 12 refresh can be performed during, and asynchronously with, the serial read/write operation. Refresh can also be performed during horizontal retrace but not during a data-restore cycle or during a data-transfer operation.

### Row Address Selection

The  $\overline{INC}$ ,  $\overline{DEC}$ , and  $\overline{RCR}$  signals modify the row-address counter. After incrementing, decrementing, or resetting the counter, the multiplexer inputs the 9 bits to the row-address buffer and decoder. This row selection can be initiated during the horizontal retrace or during video time, as shown in figure 6. The previous row address remains valid through any further video time and a data-restore cycle. The new row-decode and sense-amp operation does not begin until the falling edge of  $\overline{RAS}$  begins the DT cycle.

### Some Application Examples

#### Improved Picture Quality Through Progressive Scan Technique

The NTSC 1/30-of-a-second 525-line picture frame is broken down into two 262 1/2-line fields displayed in 1/60 of a second. This approach uses the current transmitted bandwidth but requires twice the scan rate in the television system. Today large tvs have spacing between lines and the visible line structure degrades picture resolution. The introduction of digital frame stores now makes possible the sequential or progressive scan technique.

With this technique the first or odd field is stored in the μPD41221. After scan conversion to double the line rate, each line of the even field is displayed. The stored odd field is read out of serial memory at double the normal line rate and is time-sequenced after each even line (see figure 7). All 525 lines are scanned in sequence rather than interlaced. Line flicker is thus eliminated and there is a perceived increase in vertical resolution.

### Sequential Scan Television


The system in figure 8 is representative of how the sequential scan technique might be implemented for the 25-inch home tv market. A dynamic comb filter separates the luminescence (Y) from the color or chroma signal (I & Q). An A/D conversion is performed on each component at three times the bandwidth of each sampled signal. A field separator discriminates the odd and even fields. The odd lines are stored in two banks of seven μPD41221 chips. The even lines can be displayed in real time, delayed by one horizontal time and scanned at twice the normal rate.

As mentioned before, all 525 lines are displayed in 16.67 ms, which results in 32 μs per line. Displaying 700 samples in 32 μs requires an access time of 45 ns per sample necessitating two banks of memory and a memory interlacing scheme shown in figure 7. The chroma I and Q signals can be multiplexed and only one bank of serial memory is required.

### Image Freeze and Transmission

The personal computer in the automated office environment has many purposes, not the least of which is intercompany communications. Electronic mail is a great asset to the office but the ability to transmit images as well as text will open exciting new markets. Providing a means for people to view the same object even though they are thousands of miles apart will have a major impact on productivity while reducing costly travel.


Figure 7. Sequential Scan Technique



The diagram in figure 9 shows a freeze-frame transmission option for the IBM Personal Computer. Two of the five I/O system bus card slots are utilized. Since the image data is transmitted over telephone lines, a modem and the synchronous data line adapter are required. The frame grabber would occupy a second card slot and would contain the μPD41221 devices, A/D and D/A converters, and the required memory timing and control circuits. The number of serial memories used is dependent on such factors as screen resolution, number of colors, text overlay, etc. A high-speed line buffer is used to store one scan line of information.


While the tv camera analog signal is sampled and stored in the frame buffer it is simultaneously displayed on the monitor. (Displaying the frame as it is written in memory is possible because data-in appears at data out during a write cycle.) A scan line of data is transferred to the line buffer where it awaits a DMA transfer cycle. Now in system memory the data can be compressed prior to being transmitted over the telephone lines. Once received the compressed signal is decompressed and displayed on the monitor.

Figure 8. T.V. Employing Sequential Scan Technique with NEC's μPD41221



83-001558C

**Figure 9. Image Freeze and Transmission System**



### μPD41221 vs Standard DRAMs for TV Applications

For tv applications the DRAM is an awkward fit. Achieving the higher access rates requires using three RAMs in parallel combined with a high-speed shift register. The serial-parallel and parallel-serial conversion coupled with the complex logic and control circuits makes this technique a poor alternative. Interleaving page-mode cycles or use of static-column devices also adds circuit complexity and increases system cost. The use of DRAMs is also likely to require the addition of a CRT controller and/or DRAM controller.

Memory-timing circuitry for the system shown in figure 9 is relatively simple compared to that required using DRAMs. The logic diagram in figure 10 is an example of how the memory timing might be designed for the frame grabber section of the image freeze and transmission system. The momentary on/off switch S1 (write/read control) in the on position initiates the data transfer, serial write and data-restore cycle storing one frame of information. When S1 is in the off position the frame buffer operates in the read and refresh mode, continuing to update the display.

After the horizontal and vertical sync pulses are stripped from the composite video, these signals are used by flip-flops U3 and U5 to generate the timing for the μPD41221. These signals control the field memory so that data restore and data transfer are performed during the horizontal retrace period. Serial data is read


from or written to the field memory starting in the blanking period and continuing through the display period. The timing diagram for this system is shown in figure 11.

The counter U4 is used to generate the basic horizontal scan timing. The leading edge of the HSYNC releases the counter U4. Counter U4 counts the 2 MHz clock and decoder U6 generates  $\overline{RAS}$  and  $\overline{WE}$  for the data transfer and data restore functions. Outputs of the 74LS42 (1 through 4) are used for this purpose.  $\overline{INC}$  and  $\overline{RCR}$ , which control the row addresses, are generated by decoder output 6. Decoder output 7 resets the counter, and data reading or writing begins. The  $\overline{SC}$  signal is generated from the 3fSC clock. During the read and write time, the  $\overline{REF}$  signal (generated by halving the 2 MHz clock) is available to perform memory-cell refresh.


With the momentary switch S1 in the normally off position, the  $\overline{WE}$  signal is held high to allow the complete read out of the field memory. To store one field,  $\overline{WE}$  is held low during the serial write time. This operation is controlled by counter U5. When switch S1 is pushed on, the memory is placed in the input mode. With all outputs high the counter loads on the next edge of the vertical sync setting QA low. QA controls the  $\overline{WE}$  signal to set the one field write mode.

There are no addresses to be generated, no multiplexing, no latches and refresh ( $\overline{REF}$ ) is provided by the 2 MHz output of U1. Using the 41221C, the control circuitry is reduced to about ten standard TTL logic ICs. This logic could be implemented in a gate array of about 250 gates.

Figure 10. Memory Timing and Control Chart



**Figure 11. System Timing**



**3**

### A Peek at the Future

The new automated office and consumer applications will require the recording and transmissions of printed documents and photographic images. This facsimile-type transmission will demand low cost systems. Application-specific memories will play a major role in reducing the cost of these systems.

The cost advantages of NMOS DRAM mass production technology can now be applied to consumer products. In defining new devices, NEC is evaluating all operating parameters: speed, power, configuration and special on-chip circuits to best fit these new and emerging products. For example, field memory devices with capacities of 1 megabits could be used with high-performance systems requiring four times the sampling rate.





## Introduction

This application note describes the function of NEC's  $\mu$ PD41264 dual-ported memory and illustrates a graphics system that uses the  $\mu$ PD7220A Graphics Display Controller (GDC) and the  $\mu$ PD41264, operating in flash drawing mode. The first part describes the memory and the second part describes the system, with information on interfacing the video memory to the GDC and generating system timing.

## $\mu$ PD41264 Video RAM

Two real ports in a single piece of silicon is an exciting alternative to the use of standard memories and large quantities of TTL interface logic. NEC introduced the  $\mu$ PD41264 video memory at the 1985 International Solid State Circuit Conference (ISSCC). It combines a standard 64K x 4 DRAM with a high-speed 256 x 4 serial port. In this application, the serial port is referred to as port B and the random access port is referred to as port A.

The  $\mu$ PD41264 uses a double-poly-layer N-channel silicon gate process to provide high density, high performance, and high reliability. The 24-pin 400 mil DIP package is made possible by multiplexing two functions on a single terminal ( $\overline{DT}/\overline{OE}$ ).

## Data Transfer Operation

The data transfer (DT) operation (figure 1) is initiated when  $\overline{DT}/\overline{OE}$  is low before  $\overline{RAS}$  goes low. The operation begins as in a standard DRAM;  $\overline{RAS}$  strobes row-address information into the row-address buffer and the information is sent to the row decoder to select a word line. Cell data is then transferred to the bit line and amplified. The transfer from the memory cell to the data register occurs on the positive edge of  $\overline{DT}/\overline{OE}$ . 1024 bits of data are sent through the enabled data transfer gates and into the data registers. The data registers then contain the new data, which is immediately ready for the serial port. The DRAM (port A) remains in tri-state during this data transfer cycle.

In non- $\overline{DT}$  cycles,  $\overline{DT}/\overline{OE}$  is held high, disconnecting the data registers from the memory array. The data transfer gates are disabled or turned off, allowing both ports to operate asynchronously. During this time, the CPU can access port A while port B updates the display. In this mode, port A operates as a standard RAM device, making an  $\overline{OE}$ -controlled write possible.

## Port B Operation

While the DT cycle proceeds, the SC clock provides video clock rate timing to a serial selector which shifts data out each pin ( $SO_0$  to  $SO_3$ ). This activity is independent of the RAM port except during a data-transfer cycle.

This is the only time interval when the RAM port and serial port do not work independently. The serial port reads out data serially from the registers starting at a specified location. Data appears at  $SO_i$  after an access time of  $t_{SCA}$ , referenced from the high transition of SC. With the speed of the SC clock, the data-valid time is short, making it difficult to latch the data into an external shift register. To solve this problem, the  $\mu$ PD41264 holds or latches the data until the next SC cycle.

The  $\overline{SOE}$  signal must be low during a serial-shift cycle. When this pin is high, port B is in a high-impedance state. The  $\overline{SOE}$  pin allows you to combine multiple chips in parallel.


Once the DT cycle occurs, 1024 bits of data are transferred from the cell array to the data register, which is now ready to send new data to the serial port. In this cycle, eight bits of column address are latched in the address buffer and sent to an 8-bit counter. This counter specifies the starting location of the serial selector in the data register. After setting this pointer, the 8-bit counter increments once for each SC clock cycle and wraps around like a ring counter after 256 SC clock cycles. This technique allows you to exchange new data for old "on the fly" in real time without interruption.

This real time operation requires that DT and SC be synchronized to ensure a continuous stream of valid data. The rising edge of  $\overline{DT}/\overline{OE}$  must maintain a  $t_{SDP}$  (setup time) and  $t_{SDH}$  (hold time) with respect to the SC clock. This data register update timing is significant because it removes the restriction of waiting for the horizontal-blanking time before passing new pixel updates to the shift register.

## Write-Per-Bit Operation

Graphics applications often require changing only selected pixels while surrounding pixels remain unchanged. In a single-memory plane, when you change pixel data for vector generation, the only bits that change are the vector bits. Multiple-plane write-per-bit applications include changing text over a constant image or, in a CAD system, changing only one layer of

Figure 1. Timing Chart in a Data Transfer Cycle



83-001564B

a VLSI chip. Standard DRAMs require two cycles or a read/modify/write cycle for this process. First, all four bits are read out; then the CPU modifies the data and rewrites it.


The μPD41264 can selectively access any one or combination of four bits. Latch the write-per-bit (WB) mode by bringing  $\overline{WB/WE}$  low before  $\overline{RAS}$  goes low (figure 2). The bit selection or mask information is multiplexed on the common I/O terminal  $W_0/IO_0$ - $W_3/IO_3$ . If the bit selection data is a logical 1, the common I/O terminal is enabled and new write data updates the frame buffer. A logical 0 inhibits the write and leaves the pixel unchanged.

If you perform a read/modify/write cycle, old mask data remains latched as long as  $\overline{RAS}$  is held low. In a non-WB mode, this pin acts as a standard write enable, simultaneously writing all four bits.

Discussions with video systems houses reveal that competitive pressures are driving performance improvement. The independent clocking of the DRAM

and serial port allows random access to occur simultaneously with shifting out video data. Asynchronous operation provides the CPU with almost 100% access to the frame buffer. Video RAMs allow the system designer to use his creativity to make the best use of the DRAM update time.

Figure 2. Write-Per-Bit Function Timing



83-001564A

## The μPD7220A/μPD41264 Graphics System

Figure 3 shows a block diagram of a μPD7220A-based graphics system. The display memory is made up of four μPD41264s to form a 16-bit-wide memory plane. The multiplexed input and output lines are directly connected to the μPD7220A address/data bus. The data bits in the μPD41264 data register are loaded into the 8-bit shift register through the four serial output lines. The timing-controller logic generates the signals required to synchronize all the blocks within this system.

### Use of the μPD7220A

The μPD7220A interacts with the display memory in display cycles and drawing cycles. (Refer to the Data Sheet and the Design Manual for the μPD7220A for detailed discussion on the use of these features and others mentioned later in this application note.) Display cycles are made up of two 2xWCLK cycles (2xWCLK is the input clock to the μPD7220A). A display address is output during the first cycle and the data is available at the end of the second cycle. Drawing cycles are made


up of four 2xWCLK cycles. A drawing address is output during the first cycle and the μPD7220A reads the data from the display memory in the third cycle. It modifies and outputs the data at the end of the fourth cycle.

Drawing and display cycles are output in flashless and flash modes. In flashless mode, the drawing cycles are generated only during the horizontal and vertical blanking periods, and display cycles are performed during the active video time. This means that there are no display disturbances, but the update time is brief (15 - 20% of the total video time).

Flash mode allows drawing cycles to be generated at all times. Display cycles are output only when no drawing operation is in progress, or when the drawing hold (DH) pin of the μPD7220A is held high for four 2xWCLK cycles. This mode increases the update rate by four or five times, but makes display interruptions more likely.

The drawing hold function allows the μPD7220A to interface to the μPD41264 VRAMs. The μPD7220A can then operate in flash mode.

**Figure 3. System Block Diagram**



3


**System Interface to the VRAMs**

As shown in figure 3, the 8-bit shift register input data lines are connected to the serial data outputs of the four μPD41264s. The serial output enable signals (SOE1 and SOE2) input to the μPD41264s become active one at a time. This loads the shift register twice in one SC cycle. The SO<sub>7</sub>-SO<sub>0</sub> data bits are loaded into the shift register after the rising edge of the SC clock. The shift register is emptied before the first half of the cycle ends. Then, the SO<sub>15</sub>-SO<sub>8</sub> data bits are loaded at the middle of the cycle after the falling edge of SC occurs. This method of memory bank switching eliminates the need for an extra 8-bit shift register. Because 16 bits overall are shifted out during an SC cycle, the value of the serial clock frequency is one-sixteenth of the pixel clock (SC = 1/16 x PCLK).

The serial output enable ( $\overline{SOE}$ ) input signal enables the serial output buffers of the μPD41264. There is a delay between the time that  $\overline{SOE}$  goes active and when the serial data bits become valid. The signal transitions of  $\overline{SOE1}$  and  $\overline{SOE2}$  should not coincide with the SC clock to prevent data contention while switching memory banks. If the SC clock period is too short, this time delay may not be tolerated, preventing memory bank switching. In this case, you should use an extra 8-bit shift register.

The falling edge of the ALE signal latches the 16-bit address from the μPD7220A into the tri-state latches. The timing diagram in figure 4 shows how the ALE signal is delayed to construct the  $\overline{RAS}$  signal. Delaying the  $\overline{RAS}$  signal by a few PCLK cycles generates the  $\overline{CAS}$  signal.

**Figure 4. Timing for Memory Cycles**



83-001569B

### System Operation

This system uses three memory cycles:  $\overline{RAS}$ -only refresh cycle, read/modify/write cycle, and data-transfer cycle. The μPD7220A can perform the dynamic memory refresh if this is programmed in its RESET command. The lower 8-bit address lines (AD<sub>7</sub> - AD<sub>0</sub>) of the μPD7220A are connected to its internal 8-bit refresh address counter. This counter is enabled during horizontal sync and its output is available on the falling edge of the ALE signal. Therefore,  $\overline{CAS}$  and horizontal sync should be gated so that the  $\overline{CAS}$  cycle does not occur during this period. A refresh cycle is accomplished with the row address coming from the AD<sub>7</sub>-AD<sub>0</sub> lines during the  $\overline{RAS}$  cycle. The number of refresh cycles depends on the width of the horizontal sync (programmable in the μPD7220A).

A drawing cycle in the μPD7220A is basically an RMW cycle. The external logic uses the  $\overline{DBIN}$  signal to control the data bus output direction. This signal is used to control the  $\overline{DT}/\overline{OE}$  inputs of the μPD41264s. When low, data is output from the memories so that the μPD7220A can read it. The  $\overline{DBIN}$  signal also generates the  $\overline{WE}$  (write enable) signal. This is accomplished by delaying  $\overline{DBIN}$  by one and one-half 2xWCLK cycles and ORing the result with the 2xWCLK signal (see figure 5).

Setting the image bit and GD bit to one increments the display address every other display cycle. This mode allows you to double the μPD7220 clock rate while maintaining the occurrence of display addresses as in normal mode, thus doubling the drawing speed. This is shown in figure 6. DAD represents the display address.

A data-transfer cycle is the same as a read cycle except that the  $\overline{DT}/\overline{OE}$  input signals of the μPD41264s must be low before  $\overline{RAS}$  occurs. The external logic should generate a draw hold (DH) signal to the μPD7220A

before generating this cycle. The DH signal must be high for four 2xWCLK cycles so that the μPD7220A can complete the current drawing cycle. After the DH signal goes from high to low, the μPD7220A generates two consecutive display cycles. The external logic can then use these display cycles to perform a data-transfer cycle. Figure 4 also shows the timing for this event.

The rate at which data-transfer cycles occur depends on the mapping of the display memory. If the mapping is such that the screen width is equal to the actual width of the display memory (in μPD7220A terms, this is referred to as the pitch parameter), a data-transfer cycle is generated every 256 SCLK cycles. Depending on the horizontal pixel resolution, the data-transfer cycle could take place during a raster-scan period. If so, you should perform a real-time data transfer.

If the screen width is less than the display memory width, generate a data transfer cycle during every horizontal retrace period to put data for the next horizontal line into the data registers of the μPD41264s.

### Conclusion

So far, graphics systems based on the μPD7220A and regular dynamic memories have not been able to take full advantage of the μPD7220A's drawing speed; mainly because most systems use the μPD7220A in flashless drawing mode to avoid display disturbances. However, the advent of the μPD41264 makes it possible to use the flash drawing mode, increasing the drawing rate to four or five times the rate of systems using regular dynamic memories.

The key to this increased drawing rate is the dual data ports integrated into the μPD41264. The μPD7220A can communicate with port A to update the display memory at the same time that port B is being used to update the video display.

**Figure 5. Timing for Drawing Cycles**





Figure 6. Image Mode and Normal Mode



**Development of a 256K-Bit Dual-Port Memory for Frame Buffering with Capability of Uninterrupted Serial Output**

by Satoru Kobayashi, NEC Inc., Memory Technology Headquarters

NEC Inc. has developed a 64K x 4-bit dual-port dynamic memory chip with a key design emphasis on its ease of use in frame buffering for bit-mapped displays. The commercial part number is  $\mu$ PD41264. While it is accessed randomly, the memory is capable of displaying data output in a serial mode at the maximum rate of 25 MHz. In addition to this, as basic features, it has three new functions. They include the function to internally transfer data into the data registers designated for serial output while performing the output function of the display data. To accomplish the intended functions and performance level, the manufacturing technology has been kept the same as the existing one, while the circuit designs were modified. When this memory is used, updating the displayed data becomes several times faster than conventional methods

The advancement in semiconductor technology has been significant since the beginning of the 1970s. In the field of integrated circuitry, various types of technological innovations were made with the goal of higher density in integration, lower power dissipation, and lower costs.

Among such innovations, most notable changes occurred in the MOS dynamic memory. First, with the advent of the 1K-bit dynamic memory, the traditional magnetic core was replaced by semiconductor memory. Since then its capacity has been increasing by a factor of four every 2 to 3 years. At present the 256K-bit products are prevalent in the marketplace, and it appears as if sometime in 1985 specimens of 1M-bit memory might appear.

**Product Diversification Started with 64K-Bit Products**

The transition has been characterized by the increase in chip memory capacity; about the time the 64K-bit products appeared, product diversification started. Not only did we see improvements in the basic functions aimed at a decrease in access time and a reduction in power dissipation, but we also started seeing products with functions making them easy to use by increasing the tolerances in their critical timings, new refreshing methods, etc. At the same time, specialized memories

dedicated to specific applications started appearing along with the 64K-bit products.<sup>7, 11-13</sup>

For instance, in addition to the conventional page mode, new high-speed access modes such as the nibble mode, static column mode, and ripple mode were introduced.<sup>3, 4, 9</sup> Then there were peripheral CMOS-type dynamic RAMs that combined the CMOS technology in peripheral circuits for the specific purpose of lowering power consumption. Moreover, to improve the ease of use, CAS-before-RAS refresh and self-refresh were introduced as additional functions plus functions to moderate the timing criticality in the areas of RAS time-out in static column mode and time-out during write.

Owing to these improvements in functionality and performance, the burden on users designing their systems was reduced. It should be noted, however, that these improvements were made with the anticipation of primary use as the main memory of large-scale mainframe computers. They were not developed for use in small systems, which have seen a dramatic rise in popularity in recent years. For this reason, they were not the kinds of functions that were necessarily easy to use from the viewpoint of small system designers.

**Demands Are Increasing for Display Memories To Be Used in Small Systems**

During the latter half of the 1970s, microprocessors began to be used in various types of electronic equipment. At the same time, a demand for memories was created for small systems such as personal computers, word processors, computer terminals, work stations, and CAD/CAM systems. Along with the rise in popularity of microprocessors, the unit price per bit of dynamic RAMs came down dramatically. The falling prices spurred a drastic increase in the volume of dynamic RAMs used in small systems. As a result, the ratio of their use is now reversed between small and large systems.

The application of RAMs in small systems can largely be divided into main memory and display memory. The main difference between small and large systems is that in small systems the ratio of RAMs used as display memories for storing character and graphic data is extremely large. The size of display memories per system ranges from several tens of kilobytes to as many as several megabytes, whereby the trend shows that the size has become equivalent to or larger than that of the main memory itself. It is expected that the demands for RAMs for display memories will continue to grow. There are speculations based on actual usage



that within 2 to 3 years as much as 30 to 40 percent of dynamic memories will be used for display purposes. Among display memories, frame buffers for bit-mapped displays will see a dramatic market expansion.

### **As Memory Capacity Increases, Conventional Chips Become More Difficult To Use.**

Some aspects of the traditional standard chips render them difficult to use as frame buffers. Worse yet, as memory capacity increases from 256 kilobits to 1 megabit, problems stemming from difficulties associated with their use will become much more serious.

First, in the area of x1-bit patterns, which have traditionally made up the main type of RAMs, if the capacity increases, there will be situations in which the length of a word is too deep. At present, the capability for display resolution is generally in the range between 256 x 192 and 1280 x 1024 pixels. For instance, when a 256K-bit memory is used in a small-scale 256 x 192 pixel display, five planes can fit into one chip. It is difficult not to waste memory cells; the peripheral circuits tend to get large. Although there are specimens of x4-bit and x8-bit pattern memories, their main applications are for main memories in small systems. When they are used for frame buffers, and if the memory capacity requirement per chip is increased by a factor of four, then there is a tendency that this setup would spur demands for the word length also to be expanded by a factor of four. But if this is to be done, the number of pins needed would increase and the package size would become large, hence diminishing the advantage of a large capacity memory.

The memory cycle time is also a problem. For instance, in a display of 1280 x 1024 pixels, the display data are sent to the CRT at a speed of about 9.3 nanoseconds per pixel.<sup>5</sup> This is significantly shorter than the cycle time of conventional dynamic RAMs. For the purpose of mitigating the speed difference, the user must resort to a technique of taking out the data in parallel from a number of dynamic RAMs and converting the data into a serialized stream. For this, either parallel-to-serial conversion registers are used or a technique is used to enable the dynamic RAMs in a time-sliced synchronization schedule. Either way would result in bloated peripheral circuitry while the number of connection lines would increase on the printed circuit board. This, in turn, would become a burden during the PC board designing phase. As a result, even though it makes a large capacity memory possible, actual use in a system is difficult.

The basic function of a frame buffer is to send display to the CRT at a designated speed. The performance level of a system is determined by the efficiency with which the processor can refresh the display data while

continuing this basic function. A frame buffer requires two access ports.<sup>10</sup> But a conventional standard dynamic RAM has been characterized as being a single-port memory, namely, containing only one set each of data input/output terminals and address input terminals. While the display data are being output to the CRT, this type cannot concurrently allow the processor to perform the memory access. There is only one remedy to this: introduce the time-slicing scheme so as to use it as a pseudo-dual-port memory.

There are primarily two methods of time-sliced access to a frame buffer. One is to permit CPU access to it only during the blanking phase of the display, while CPU access during the data display phase is restricted to sending display data to the CRT. This would invariably reduce the access efficiency of the processor to 20-30 percent. Another method is the cycle-steal method wherein the timing intervals are so minutely divided as to allow the processor access to the memory even during the display phase. As compared to the first method, the operational efficiency is improved; however, it requires complex high-speed peripheral circuits.

As pointed out in the foregoing, conventional standard dynamic RAMs are difficult to use for frame buffers. In principle, it is possible to assemble a large capacity memory into a frame buffer so long as it can function at a high rate of speed. Moreover, it is possible that, as replacements to the traditional page memory, techniques will be developed to use this type of memory in such high-speed access modes as the nibble mode, static column mode, and ripple mode.<sup>5, 9</sup> But for this type of memory to be used in such modes, additional externally attached circuits are needed between it and the microprocessor. If it is a single-port memory, building a frame buffer out of it becomes more difficult as its memory capacity becomes larger.

### **A Dual-Port Memory Solves Frame Buffering**

Of various memories used for displays, we judged that the most adequate solution for a memory chip to be used for frame buffering was a genuine dual-port memory. Hence, we started our development efforts accordingly. The results were the dual-port dynamic memory (μPD41264), about which we published details in February 1985.<sup>1, 6, 8</sup>

As illustrated in figure 1, it is equipped with a 64K x 4-bit random access port, and a 256 x 4-bit serial access port. The serial port consists of four 256-bit data registers, each allowing serial output at the maximum rate of 25 megabits/second. This serial port can be used as a dedicated port for sending display data to the CRT. When a 4-bit parallel-serial converter is externally attached to it, it can send display data to the CRT at 100 megabits/second.

The random access port does not have to get involved in display data output to the CRT except for timing the internal transfer of 1024-bit data blocks from the memory cell arrays. Using this memory chip, there is no need to resort to a cycle stealing technique to increase the access efficiency of the processor; in fact it can obtain nearly 100 percent efficiency.

In addition to the foregoing, we also devised measures to keep the memory cell usage efficiency rate near 100 percent regardless of what type of pixel configuration the display may consist of. The design intent was to allow it to accommodate a wide range of uses as a frame buffering memory, from low-resolution to high-resolution displays.

### Dedicated Memories Deployed As the Market Determines

As for dynamic memories, we have entered a period when dedicated memories should be developed for a specific application, focusing on the functions and performance level it calls for so long as the market size is large enough. As we mentioned before, the area in which the memory demands will see a dramatic increase in the near future is display memories. We have classified the display memory field in figure 2. We divided the field into computer, television, telecommunications, and hybrid application groups, and established a basic goal of developing dedicated memories best suited to each application group. We have already commercialized a dedicated product (μPD41221C)<sup>2</sup> for television and telecommunication applications. This product was designed as a field memory for television and VTR applications by allowing

high-speed serial input/output cycles. Since it is specialized for applications that do not require direct data manipulation by the processor, no random access function was provided. This allowed the chip to be packaged as a 14-pin DIP. The dual-port memory chip that we are introducing as a product this time is aimed at the computer applications group.


### Functions Added for Frame Buffer Applications

The functional block diagram of the dual-port memory that we developed as a product this time is illustrated in figure 3. In addition to the 64K x 4-bit dynamic RAMs, we added a circuit that creates a serial port. The latter can internally transfer in one cycle a line of 1024 data bits from the memory cell array to a 256 x 4-bit register. Interfacing with the internal data transfer are the data transfer gates, which consist of 1024 transistor arrays. This setup makes it possible to serially output the data stored in the data registers by means of a selector and an output buffer. Its maximum output speed is 25 megabits/second.


Instead of shift registers, the serial-port registers were made of circuits that allow selective output of data from the data registers via a selector. Because of this design, it was possible to realize the pointer-control function to start serial output from any array address immediately following an internal data transfer.

The package is a 24-pin plastic DIP (figure 4). Because of the serial-port circuit, the width of the chip grew. For this reason, a 10.2-mm (400-mil) wide package was required. The terminals that are provided in the package but missing from the conventional standard-type RAMs are the serial clock (SC) terminal that controls the

**Figure 1. Basic Configuration of a Dual-Port Dynamic Memory**



**Figure 2. Application Fields of Display Memories**



serial port, the serial output enable ( $\overline{\text{SOE}}$ ) terminal, and the serial data output terminals ( $\text{SO}_0\text{-SO}_3$ ), a total of six terminals. In addition, a data transfer control clock ( $\overline{\text{DT}}$ ) for internal data transfer to the serial ports, a write per bit control signal ( $\overline{\text{WB}}$ ), which became a necessity for the newly created functions, and the mask data input signals ( $W_0\text{-}W_3$ ) were added as new features. However, to keep the increase in pins to a minimum, these were piggy-backed onto the conventional signal terminals.

Table 1 summarizes the primary timing characteristics of the μPD41264-12 product. With regard to refresh function, it requires 256 refresh cycles in 4 ms, the same as conventional dynamic RAMs. Since a refresh address counter has been provided internally, it is possible to allow the CAS-before-RAS refresh function. The input-output signals are handled entirely at the TTL level. In addition to the μPD41264-12, we also provided another product (μPD41264-15) with a maximum RAS access speed of 150 ns.

Figure 5 shows the source current waveform. When two ports are active simultaneously, current is 190 mA maximum. When ports are idle, current is 15 mA maximum.


**Table 1. μPD41264-12 Timing Characteristics**

RAS access time	120 ns max
CAS access time	60 ns max
OE access time	35 ns max
RAS cycle time	230 ns max
Serial access time	40 ns max
Serial cycle time	40 ns min
SOE access time	35 ns max
Refresh	256 cycle/4 ms

**Note:**

- (1) The cycle time in page mode is 120 ns minimum.
- (2) In addition to RAS-only refresh, it is also furnished with the CAS-before-RAS refresh function.

**Figure 3. Block Diagram of the Functional Interior**



83-001588B

### Three Functions Added for Ease of Use

We added three new functions to make the dual-port memory easy to use. One is the write-per-bit function, a new write mode for the random port. When this mode is used, of the 4-bit cells that can be selected during a random access mode by means of the row and column address specifications, it is possible to update the contents of any given cell in one RAS cycle. Although the cell is of a 4-bit pattern, write access is possible on a bit basis. In the areas of graphic pattern processing, there are times when the processor accesses the frame buffer(s) on bit-based units. This is a new function to address such demands.

By addition of two functions we call the pointer control function and the real-time data transfer function, we made it easy to use the serial port. When the pointer control function is used, horizontal scrolling of dots is made simpler. When the real-time data transfer function is used, it becomes possible to stop the waste of memory cells by flexibly adjusting to the display pixel patterns.

### Serial Output Continues During Internal Data Transfers

Figure 6 shows timing control during internal data transfer. Just like the ordinary random access cycle, the internal data transfer cycle also begins with a timing of the falling RAS signal. Which cycle the timing belongs to is determined by the level of the data transfer control clock (DT). Hence, when DT is kept at a high level during timing of the falling RAS signal, it means an ordinary random access cycle. Conversely, when the DT level is low, it means a data transfer cycle.

In the example of figure 6, a row address M is specified during the data transfer cycle. By means of this, the contents of row M are newly transferred into a data

register and then output serially from the serial port. The actual operation of how the data in row M is read from the serial port is illustrated in figure 6. First, the DT signal is restored to a high level during the data transfer cycle; then data readout begins with the very first start-up timing of the SC clock.

Similarly, in order to update the contents of the data register(s), it is necessary to set up data transfer cycles using the random port control signals. During this period, only the random port is disabled from performing the ordinary random access function. However, as shown in figure 6, the functioning of the serial port can be continued without interruption. As described above, we provided a function to perform the internal data transfer while continuing the serial output. This we named the real-time data transfer function.

To accomplish the foregoing objectives, we provided only one timing rule between the SC signal, which is used by the serial port during data transfer cycles, and the data transfer clock, which is the signal from the random port side. They are shown in figure 6 as  $t_{SDD}$  and  $t_{SDH}$ . To accomplish the real-time data transfer, we introduced the restriction that both  $t_{SDD}$  and  $t_{SDH}$  be kept above 10 ns. As a method of meeting this requirement, we recommend a technique of synchronizing the timings between the start-up of DT during the data transfer cycle and the falling of SC. Since one phase period of SC is a minimum of 40 ns, even when the serial port is utilized at its maximum speed, this would allow a margin of about 10 ns for the start-up timing of DT.

Owing to this real-time data transfer function, it is possible during the display to perform the internal data transfers needed to update the data within the data register(s). For this reason, it is possible to relate the data equal to one horizontal line to a plural number of lines within the memory. As a result, regardless of the pixel configuration of the display, it became possible to

3

Figure 4. Pin Configuration, 24-Pin Plastic DIP





Figure 5. Source Current Waveform



make the usage efficiency of the memories making up the frame buffer(s) very close to 100 percent. It should be noted that during a data transfer cycle, the data output pin of the random port turns into a high-impedance state.

Although it is true that by virtue of the real-time data transfer function, the memory assignment can be accomplished freely regardless of the pixel configuration of a given display image, it is necessary to be careful of the refresh of the internal data register(s).

Because the serial port also consists of dynamic circuits, it is necessary to repeat the internal data transfers within a cycle period of 4 ms. During a vertical interlacing period of the display, it is always necessary to perform the internal data transfer prior to the beginning of display.

**Pointer Control Function**


As shown in figure 3, the serial readout port consists of the 256 x 4-bit data registers and the selector that serially selects and outputs their contents. Using such a design configuration, we made it possible to freely select the address of the data register from which to

start the readout after the completion of internal data transfer(s). We call this the pointer control function.

In the timing example of figure 6, the column address N is specified by means of the  $\overline{\text{CAS}}$  signal at the time of the internal data transfer. Its value determines the starting address of the data register. As shown in figure 6, it is after the  $\overline{\text{DT}}$  signal is restored to the higher level during the data transfer cycle that the data in row M column N is read out by the first SC clock. Using this function, it is relatively easy to accomplish the horizontal dot scrolls.

A serial counter governs the pointer control function as shown in figure 3. This 8-bit counter counts the SC signals, and its output becomes the address of the selector, thereby serially selecting the contents of the data registers. By furnishing this counter with a control preset function and by assigning a predetermined value to it as the column address at the time of internal data transfer, we enabled it to perform the aforementioned function of determining the starting address of the selected data register. Note that the serial address counter directly counts the SC signals and that its action is not designed to be stopped by means of a serial output enable  $\overline{\text{SOE}}$  signal.

**Figure 6. Internal Data Transfer Timing**



63-001591B

## Write-per-Bit Function Timing

The write-per-bit function is a new random access function by which any specific memory cell can be rewritten on a bit basis in one RAS cycle, even though its design is 4-bit based.

Figure 7 shows the timing aspects of the write-per-bit function. During the falling phase of the RAS signal, if the  $\overline{WB}/\overline{WE}$  signal is high level, it is the ordinary access mode, the same as conventional memories. If the  $\overline{WB}/\overline{WE}$  signal level is kept low during the  $\overline{RAS}$  signal falling phase, the access mode becomes the write-per-bit mode. In write-per-bit mode, to determine which of the 4-bit data terminals is to be write-enabled, mask data are input to the  $W_i/IO_i$  terminal during the RAS signal falling phase. When the level of the mask data is high, the terminal is write-enabled whereas when it is low the terminal is write-inhibited.

The foregoing function was accomplished by furnishing one internal circuit to determine the level of the  $\overline{WB}/\overline{WE}$  signals during the RAS signal falling phase, and another to latch the determination as the mask data. This mask-data latch circuit is reset each time by means of the RAS clock. For this reason, it is necessary that the mask data be reset each time the RAS cycle takes place. In page mode, the mask data is set up in the very first RAS/CAS cycle when the mode shifts to page mode and the same value is retained so long as page mode continues. In page mode, it is not possible to update the mask data in each and every CAS cycle.


## New Functions and Performance at Low Cost

When we set about developing the new memory chip, one important prerequisite was to keep the production cost as low as possible. Our market research revealed that no matter how outstanding the functions and performance, unless we keep the price at 1.2 to 1.5 times that of the conventional standard 256K-bit RAM chips, the new chip would not be accepted by a large number of users.

To achieve high access speed, there were efforts to bring in CMOS technology, which was already adopted in RAMs with static column mode.<sup>3</sup> At present, however, we judged that the way to realize a low-cost memory chip is undisputedly that of NMOS circuits. Consequently, we opted to adopt directly the process technology of NEC's traditional standard 256K-bit dynamic RAMs (see table 2). Since we can use the existing production line without modification, productivity can be kept at the same level as standard dynamic RAMs. If process conditions were altered, they could bring about factors that would raise costs, such as an

increase in the number of masks or degradation in the flow of production lines. Against the background of such constraints, we realized the functions and performance of the new memory chip only by revising the design technology of the peripheral circuits while retaining the existing dynamic RAM as a core structure.

Figure 7. Write-per-Bit Function Timing



**Chip Layout**

The layout of the new memory chip is shown in figure 8. The rectangular circuit block at the left side was added for this chip. The remaining section is basically identical to the existing 64K x 4-bit dynamic RAM chip. It is characterized by a folding bit-line structure and its sense amplifier block was placed in the periphery. The row decoder, which selects bit lines, was placed in the center. The data registers, selector, and the serial I/O bus, which together compose the serial port, had to be placed close to the memory cell array.

The I/O bus and the row decoder of the random access port must be connected to the pair of bit lines connecting to the sense amplifier. Moreover, the data registers and the selector of the serial port must also be connected. While giving design priority to the serial port, which operates at a high rate of speed, we placed the row decoder in the central part of the gate arrays, a little bit separated from the sense amplifier. The serial port's circuits were placed in the outer rim of the gate arrays adjacent to the sense amplifier. Since the high-speed operating serial port becomes a major source of noise, by placing it at an outer rim we can expect to reduce the probability of transients.

Since we cannot avoid an increase in the surface displacement of the chip, the restriction in packaging was particularly severe in the shorter sides of the chip package. To prevent an increase there, dimensions of the memory cells in terms of the width and length ratio were slightly altered from that of conventional 64K x

4-bit RAMs (6 x 10 μm). The cell capacity remained the same.

**Data Registers**


Figure 9 illustrates the architecture of circuits from the data I/O terminal of the random port I/O<sub>i</sub> and the output terminal of the serial port SO<sub>i</sub> to the sense amplifiers.

The two boxed-in sections indicate the data registers, which are connected to individual sense amplifiers. A set of 256 such circuits make up a serial output terminal.

The bit-line signals, which were amplified by the sense amplifiers, are sent to the serial port and the random access port. The real-time data transfer was accomplished by bypassing the data registers and providing the relay channel to send the signals amplified by the sense amplifiers directly to the serial output terminals.

The functioning of the random port is similar to that of conventional dynamic RAMs. For the serial port, the data registers read in data from the memory cells during the internal data transfer cycle and they retain the data until the next data transfer cycle. Next, the output from the data registers becomes the input to the differential amplifiers attached individually to each register. The differential amplifiers are given the enable state by means of output signals from their selector, which then sends signals to the differential amplifiers

**Figure 8. Layout of the Dual-Port Memory Chip**



connected to the serial output terminal. A set of 256 data registers and differential amplifiers is connected individually to each serial I/O bus depicted in figure 9. The output signals from the selector serially cause them to become enabled, hence causing the data to appear serially from the serial output terminal.

As shown in figure 9, for the data registers we adopted differential amplifiers consisting of MOS transistor pairs. Because we minimized the burden capacity of each bit-line, which would increase when the data registers were connected, the operational tolerances of the sense amplifiers did not diminish.

For the purpose of amplifying the contents of the data registers selected by the selector and to send them to the serial output terminal, static-type differential amplifiers were connected vertically. Since they operate at such a high speed as the maximum 25 MHz, no dynamic circuit can be used in this area. Hence the circuits used in the n-MOS static RAMs were adopted without modification.

The serial port, which operates at high speed, was placed in the periphery.


**Table 2. Processing Technology of the Dual-Port Memory**

Polycrystalline Si gate	n-MOS process
n-MOS channel length	1.7 μm
Thickness of gate oxide	
Memory cell area	16 nm*
Peripheral area	40 nm
Memory cell structure	n-MOS transistor capacitor
Memory cell area	60 μm <sup>2</sup> [6 x 10 μm]
Chip dimensions	4.94 x 11.03 mm
Pre-charge level of bit-line	V <sub>CC</sub>
Word-line level	Boosted level (higher than V <sub>CC</sub> )
Substrate bias generator	Internally provided

\*Converted in terms of SiO<sub>2</sub>.

# 3

**Figure 9. Data Register Circuits**



83-001594B



### Internal Data Transfer Cycle

The area in figure 9 that required a significant amount of our efforts was the signal relay channel we built for the purpose of sending directly to the serial output ports the data ordinarily directed to the random port (see the right-hand side of the same figure). By bypassing the data registers, and thus taking the output from the sense amplifiers directly to the serial port, it became possible to accomplish the real-time data transfer. The internal data transfer begins with the start-up of the  $\overline{DT}$  signal timing. To accomplish the real-time data transfer, the first data must be output within 10 ns of this  $\overline{DT}$  start-up timing (figure 6). This operation cannot be done by ordinary procedures using the data registers. For this reason, as illustrated in figure 9, we furnished bypass channels, which were designed to output only the start-up data after the completion of the internal data transfer. In the bus architecture, as compared to ordinary access cycles, the contents of the memory cells are amplified, and they can be determined by specifying the row and column addresses. Although the data output terminal on the random port side is set to high-impedance mode


during internal data transfer, its operation is identical to the ordinary readout cycles until it reaches the output buffer phase.

Figure 10 is a block diagram of the circuit to generate the timing signals for controlling the random port. The three asterisked blocks have been newly added. The DT/OE level comparator checks levels of the  $\overline{DT}/\overline{OE}$  signals at the time of the  $\overline{RAS}$  ascent to determine whether the data transfer or ordinary cycle is being invoked. The DT timing generator creates the internal timing signals to be used for data transfer cycles. The mask register retains mask data for write-per-bit operation.

Figure 11 shows timing of the main internal signals of the internal data transfer cycle. In order to invoke the data transfer cycle, first the  $\overline{DT}/\overline{OE}$  signals are kept at a low level prior to the falling  $\overline{RAS}$ . Also it is necessary to keep the  $\overline{DT}/\overline{OE}$  signals at a low level for at least 90 ns after the falling  $\overline{RAS}$ .

The DT/OE level comparator circuit shown in figure 10 detects that the  $\overline{DT}/\overline{OE}$  signal level is low during the falling  $\overline{RAS}$ , and when the address buffer latches on the

**Figure 10. Block Diagram of the Timing Generator Circuit Controlling the Random Port**




83-001595B

column address and settles its cycle action, the circuit emits the DT enable signal. Receiving this, the DT timing generator is enabled. In addition, the DT/OE level comparator controls the OE enable signals and hence turns the data output terminal of the random port into a high-impedance state. During this internal

data transfer cycle, write-access to the random port becomes inhibited.

To actually transfer the data internally, the three types of internal signals that operate on the data registers are put under control (figure 9). The timing mechanism pertaining to these signals is illustrated in figure 11.

**Figure 11. Timing of the Main Signals Involved in the Internal Data Transfer Cycle**



83-001596C

First, a little before the signal to enable the I/O bus amplifier, which amplifies the signal level of the random port's I/O bus, signals are sent to enable the data registers, leaving the data registers activated beforehand. After this, when the  $\overline{DT}/\overline{OE}$  signals are started up, the data register precharge signals and the data transfer signals are generated internally. This leads to intake of data by the data registers from the bit-lines. In this manner, the internal data transfer is carried out by means of the start-up timing of the  $\overline{DT}/\overline{OE}$  signals.


In the meantime, to accomplish the real-time data transfer function, it is necessary to guide the start-up data after data transfer through the bypass circuit as shown in figure 9. This is controlled by the output data latch signal, timing of which is shown in figure 11. This signal is also generated by means of the start-up timing of  $\overline{DT}/\overline{OE}$ . Using this signal, the start-up data are supplemented when they are sent to the I/O bus data registers shown in figure 9.

### Write-per-Bit Circuit

Figure 12 shows a block diagram of the internal circuit that accomplishes the write-per-bit function. Its operational principle is a simple one. If the  $\overline{WB}/\overline{WE}$  signal is at a low level at the time of the  $\overline{RAS}$  descent, then the mask data registers are enabled and each of them latches its input signal  $W_i$  according to its own timing. The output from each mask data register controls its own data input buffer and determines whether or not to take in the data at the next write timing.

Initially, we were not thinking about this function. We assumed that the random port should be an identical design to that of conventional RAMs and proceeded with our overall design accordingly. However, when we queried our users, domestic and abroad, they asked that a write mask capability be provided. Since then we have received strong requests saying that in graphic application fields in particular this function is a necessity. Hence, as our response we added this write-per-bit function.

Figure 12. Internal Circuit of the Write-per-Bit Function



83-001597B

## Pointer Control Function


Figure 13 is a block diagram of the internal circuit that accomplishes the pointer control function. Up to now, we have explained the serialized data output in terms of a combined functioning of the counter and a selector serially selecting the contents of the data registers. Functionally, this explanation is not wrong; however, in reality it is more contrived as shown in figure 13.

As a matter of fact, no counter is used. The row address is latched to the data transfer cycle and then decoded. As a result, of the 256 drivers shown in figure 13, only

one is enabled and the contents of the corresponding data register are sent out to the serial output terminal. The decoder of figure 13 no longer gets involved in the subsequent serial operations. When the SC clock signal is received, the 256 drivers get serially enabled in a ring-register fashion and send out the data serially.

If a selector consists of a counter and a decoder, its power dissipation level gets high. This is because to operate the decoder at the maximum speed of 25 MHz, a static circuit must be adopted. Let us explain figure 13 somewhat more in detail. First, in the internal data transfer cycle, the row address is taken into the

**Figure 13. Block Diagram of the Pointer Control Function**



address register. Of the register outputs, A<sub>1</sub>-A<sub>7</sub> get into the decoder, but A<sub>0</sub> only sets up staging the flip-flop for the next register action cycle. The two drivers are paired as a set and the output from the decoder enables only one such pair. The output of the flip-flop (A<sub>0</sub>' and  $\overline{A_0'}$ ) further selects only one pair.

The 256 drivers in figure 13 are joined together. When the SC clock signal is input, after selecting one driver using the decoder during the data transfer cycle, the drivers at the next level become enabled in a serially cascading manner. The A<sub>0</sub>' and  $\overline{A_0'}$  signals drive this mechanism.

The flip-flopping output between A<sub>0</sub>' and  $\overline{A_0'}$  is controlled by the toggling operation of the falling SC clock.

As seen in figure 13, the addresses of the drivers and those of the data registers are offset by one for each of their combinations. This is because to operate them at a high rate of speed, the action of the selector and the amplification of the serial data are pipelined. By doing it this way, it was possible to take the access time of the serial port down to 25 ns in actual measurement (see figure 14).

The contents of the data register corresponding to an enabled driver appear in the serial port. For the purpose of accomplishing the pointer control function, the row address of the data transfer is input to enable a specific driver. Each of the drivers is connected together, serially enabled by the SC signals.


As explained previously, the flip-flop action is accomplished by the falling SC signals. As shown in figure 13, the output signal of the selector (that is, the driver's output in figure 13) stays more or less constant prior to start-up of the SC signal of the next cycle. In the circuit of figure 9, in the start-up timing of the SC signal, the differential amplifier attached to a particular data

register is already set up in enable state. As a result, the access time measured from the start-up timing of the SC signal includes only the operational time needed to amplify the signals from the serial output bus shown in figure 9.

Going back to figure 9, let us examine the operations of the section that amplifies and outputs data from the serial output bus. For the serial bus, a transistor or balancer is used as in static RAMs. This transistor becomes on-state when the SC signal stays at a low level, hence short-circuiting the two bus-lines. In order to speedily amplify new signals, the bus-lines need to be electrically charged to the same voltage beforehand. Simultaneously with the start-up of the SC signal, this transistor becomes off-state and the contents of the data register selected by the selector get amplified.

With regard to the switch to change over the readout channels, any one of the gates is "on" during the period the SC signal is at a high level. Both the SC/NM and SC/DT signals, which drive the switch, are the signals generated by the SC clock. The SC/DT signal is a signal consisting of only the SC pulse to access the beginning data after the internal data transfer. By contrast, the SC/NM signal consists of only those pulses taken from the SC clock that coincide with the SC/DT. This means that in ordinary serial cycles, the contents of the data registers are sent to the differential amplifiers in the beginning stage of the output buffer while the SC signals remain at a high level. It is only when the beginning data is accessed that the contents of the bypass channel are connected to the output terminal. In the differential amplifiers of the beginning stage of the output buffer, the SC signals, which are the inverted SC signals, are input as the enable signals. As a result, while the SC signals stay at a low level and all the changeover switches for the readout channels are "off," the previously mentioned data are kept at the output terminal.

Figure 14. Measured Serial Output Port Access Time (T<sub>A</sub> = 25°C)




Selector in the Pointer Control Function

In the data transfer cycles, the selector circuit of figure 13 reads in a new row address and activates the decoder circuit. For this reason, it takes longer than an ordinary selector operation. Even so, since we adopted the previously mentioned circuit design, we could leave some margin of tolerance in the selector's operation time during this phase. Because the internal serial I/O bus is shut off from the output terminal during this phase, unpredictable data cannot appear on the output terminal.

The details of the selector, consisting of decoders and drivers, are in figure 15. The figure is an excerpt showing only a portion of the 128 decoders and 256 drivers.

Figure 15. Selector Circuit Diagram



3

Let us start our explanation with operation of the internal data transfer cycle. Assume as given that the row address of this cycle causes the decoder (i) to be selected and that the least significant bit of the row address ( $A_0'$ ) is at a high level (H). First, when the  $\overline{DT}$  signal of the data transfer cycle restores to H, a pulse with positive polarity is generated as a reset signal. As a result, Q7, Q13, etc. turn on and all the outputs are reset to a low level (L). After this, when a pulse with positive polarity is generated as the selector enabling signal, because the output from the decoder (i) is at H, node  $D_i$  is charged via Q1 and becomes H. The remaining 127 nodes will not get charged, since their corresponding decoders are at L. At this time, since  $A_0'$  is H, Q6 turns on and column  $2i$  remains at L. In the meantime, since  $\overline{A_0'}$  is at L, Q12 is off and column  $2i+1$  becomes H.

This means that immediately after the internal data transfer, only the output from driver  $2i+1$  becomes H. This amounts to the same operation explained in conjunction with figure 13. In figure 15, we added the signal levels at each of the locations during this phase. In this state, node  $C_{2i+1}$  is at H. This is because Q2' is on whereas Q3' is off. All nodes of the other driver circuits corresponding to  $C_{2i+2}$  are at L.

When the next SC clock signal is input from this state, column  $2i+1$  becomes L and column  $2i+2$  in turn should become H. When the SC clock is input, the flip-flop shown in figure 13 reverses and  $A_0'$  of figure 15 becomes L and  $\overline{A_0'}$  becomes H. As a result, Q12 turns on, the stray capacitance at node  $A_{2i+1}$  is discharged, and column  $2i+1$  becomes L. In the meantime, Q5' turns off and the stray capacitance charge at node  $C_{2i+2}$  goes through the OR circuit, charging node  $A_{2i+2}$  into H level and causing column  $2i+2$  to become H. Similarly, when the next SC clock signal is input, column  $2i+2$  gets into L level, and column  $2i+3$  becomes H. Each time the SC clock signal is input and the flip-flop changes state, the output from the drivers changes into H in a chained series.

### CPU Access to the Frame Buffer

In designing a frame buffer for graphic displays, the question of how to distribute the CPU access cycles and the data output cycles to the CRT becomes one of the keys in the system design. Typically, the conventional standard product or the single-port RAM is used. To avoid display flickers, we must resort to either the method of allowing the CPU access only during the blanking period, or the so-called cycle-stealing method. Either one of them brings about limitations in the access efficiency for the CPU. In many systems this constituted the bottleneck and the speed of refreshing

the display data could not be increased. Moreover, timing their peripheral circuits would become complex.

If our dual-port memory is used, it becomes possible to allow the CPU random access while display data are being output to the CRT. And the operational efficiency of the CPU is freed from the restriction of the frame buffer(s). Not only does the system design get simplified, but also, even when the display specifications are changed, it is possible for the memory's peripheral circuits to respond to the changes more easily.

There is a broad range of applications for the dual-port memory. It can be used as a general-purpose product for frame buffers ranging from low-resolution to high-resolution displays. Let us introduce here three kinds of systems utilizing this memory. First, we will describe in detail a system with a display of 320 x 200 pixels. Next, we will introduce a section that will become the key to assembling frame buffers for a 640 x 456 pixel display using one of NEC's graphic display controllers. Finally, we will describe a technique to be applied to a high-resolution display of 1280 x 1024 pixels.

### A 320 x 200 Pixel Graphic Display System

Our first example is a demonstration circuit applied to a 320 x 200 pixel color graphic display system. Using the dual-port memory as the frame buffer, we created a board to directly connect to the RGB input terminal of the color display for NEC's PC-8001A personal computer.

Figure 16. Specifications of the 320 x 200 Pixel Graphic Display




Figure 16 shows the display specification of the PC-8001A. Since the horizontal display period is  $44.7 \mu\text{s}$ , in order to display 320 pixels on one scan line, the pixel rate is 139.7 ns.

In the demonstration circuit design, the frame buffer to match such a display specification called for the mapping scheme shown in figure 17. For each corresponding RGB plane, a data bus for the 8-bit based CPU was provided. This means that in one CPU cycle, 2 bits are accessed in each RGB plane.

For the memory capacity of the frame buffer, 320 pixels x 200 pixels x 3 planes means 24,000 bytes are required. If the real-time data transfer function of the dual-port memory is used, the frame buffer can be contained within this minimum memory capacity. However, in our current configuration, we came up with the mapping scheme shown in figure 17B. That is, we used two dual-port memories and the high-order 4 bits and low-order 4 bits of the CPU data bus were connected to the respective random ports. Then, we corresponded each horizontal scanning beam to a row of the memory. This resulted in an unused residue of memories as shown in figure 17B.

It should be noted that the main emphasis of this experimental assembly was to verify the faster refresh speed of the displayed data. For this reason, our design specification was to make the internal data transfer take place only during the horizontal blanking periods and allowed the memory usage efficiency to stay less than optimum. Nevertheless, the 14K bytes of unused memory cells (worth 56 rows) were effectively utilized as part of the program area to be used by the CPU.


**Block Diagram.** Figure 18 is a block diagram of the demonstration circuit. For the PC-8001A color display, the horizontal sync signal (HSYNC) and the vertical sync signal (VSYNC) are synchronized with the RGB video output signals. Without receiving any external restrictions, the CPU (Z80A) executes the program written in the PROM.

Although a CRT controller (6845) was used, it was merely a generator of the horizontal sync, vertical sync, and blanking signals. The timing generator and controller at the lower left side of figure 18 was made out of a standard TTL-type IC. The address output from the controller becomes the row address used by the dual-port memory when it internally transfers data. This address and the address sent from the CPU are multiplexed and applied to the address input of the dual-port memory, which is the frame buffer. The multiplexer also performs the time-slice selection for row and column addresses.

The frame buffer in figure 17 consists of two 256K-bit dual-port memories. The setup makes it possible to connect their random-access ports directly to the data bus of the CPU. If a single-port memory were used, a cumbersome switching circuit would be needed. The output from the frame buffer goes into three 2-bit parallel-serial converter circuits, one for each of the RGB planes, and their outputs become the video signals. For refreshing the dual-port memories, the CAS-before-RAS refresh was used. This refresh is executed during a CPU's instruction fetch cycle.

From the display specification of figure 16, the PIXEL clock that operates the parallel-serial converter circuit is 7.16 MHz. From this we can determine the frequency of the SC clock, which operates the serial port of the dual-port memory, to be 3.58 MHz. The frequency of the clock used in the 6845 CRT controller is identical. However, the timing control circuit controls the SC clock in such a way that it is stopped during the blanking period. Although there is a residual moment

**Figure 17. Memory Mapping Scheme**






of time left during the blanking period, between completion of internal data transfer by the dual-port memory and the beginning of the display, this is because the serial port is stopped during that time span. For the purpose of generating the foregoing clocking signals, a 14.318-MHz quartz oscillator was used. One advantage of a system using the dual-port memory is the ability to select the CPU clock independent of the display specifications. However, to keep the circuit simple, we chose the CPU clock also to be at 3.58 MHz.

**Connection Diagram.** A detailed connection diagram of our demonstration system and a photograph of its board are shown in figures 19 and 20. In addition to the CPU (Z80A), the CRT controller (6845), the PROM (27128), the two dual-port memories (41264s), the assembled unit included 25 standard TTL-type ICs. Table 3 summarizes the value settings given to the internal registers of the CRT controller. Following is a brief explanation for operation of the circuit shown in figure 19.

As can be surmised from figure 19, the timing control block of figure 18 is divided largely into four circuits: clock signal generator, DT/OE signal generator, SC clock generator, and address generation counter for data transfer.


Of these, the clock signal generator produces the clock signals needed by each of the others from a 14.318-MHz original clock oscillator. It provides 3.58-MHz clock signals to the CPU, the CRT controller, and the SC clock generator, while it outputs the 7.17-MHz PIXEL clock signals to the parallel-serial converter circuit. The RAS and CAS signals of the dual-port memory are also generated by this circuit. The  $\overline{RAS}$  signal is created by adding the  $\overline{MREQ}$  signal from the CPU and the  $\overline{DT}$  signal from the DT/OE signal generator. To create the CAS timing of the CAS-before-RAS refresh, the  $\overline{M1}$  signal from the CPU is also input. The selection signal for the multiplexer circuit to select the row and column addresses in a time-sliced fashion is also generated by means of this circuit (i.e., the A input for each multiplexer IC).

Figure 18. Block Diagram of the Circuit for a 320 x 200 Pixel Graphic Display



83-001603B

Figure 19. Connection Diagram of the 320 x 200 Pixel Graphic Display



83-001605D



With regard to the generator circuit of the SC clock, the 3.58-MHz clock signal from the clock generator circuit is controlled so that it is kept at a low level during the blanking period, and then is sent out to the frame buffer and the parallel-serial converter circuit.

For the circuit of our discussion here, to prevent the CPU from having access to the internal data transfer cycle of the dual-port memory, we adopted a method of inputting the  $\overline{\text{BUSRQ}}$  signals to the CPU prior to each cycle. The DT/OE signal generator circuit of figure 19 produces this signal.


The  $\overline{\text{BUSRQ}}$  signal was produced from the HSYNC signal generated by the CRT controller. When this signal is input into the CPU, the CPU returns the  $\overline{\text{BUSAK}}$  signal. The DT/OE signal generator receives this signal and generates the DT signal that controls the internal data transfer.

The  $\overline{\text{DT}}$  signal and the  $\overline{\text{OE}}$  signal of the CPU access cycle are switched around by the selector in the final stage, and hence the DT/OE input signal of the dual-port memory is created.

**Table 3. Value Settings of CRT Controller (6845) Internal Registers**


Register Number	Register Name	Setting Spec.	Set Value
R0	Number of all horizontal characters	224 characters/1H	223 = DFH
R1	Number of horizontally displayed characters	160 characters	160 = A0H
R2	Horizontally synchronous positions	180 characters	180 = 1B4H
R3	Width of horizontally synchronous pulses	15 characters	15 = 0FH
R4	Number of all vertical characters	128 rows/1V	127 = 7FH
R5	Total raster adjust horizontal characters	4 scan lines	4 = 04H
R6	Number of vertically displayed characters	100 rows	100 = 64H
R7	Vertically synchronous positions	108 rows	108 = 6CH
R8	Interlace mode	Non-interlaced	0 = 00H
R9	Maximum raster address	2 scan lines	1 = 01H
R10-R17			0 = 00H

**Figure 20. Photograph of the 320 x 200 Pixel Graphic Display System Board**



The row address generator counter for data transfer creates the row address for internal data transfer of the dual-port memory shown in figure 19. In this experiment, the row address of the memory was made to correspond to a horizontal scanning line of the display on a one-to-one basis and the data transfer cycle is executed during the horizontal blanking period. For this reason, the circuit of this section was simplified.

**Figure 21. CPU Access Efficiency**




The address generator circuit for the data transfer counts the blanking signal DE, which is output from the CRT controller. The row address counters are cleared by VSYNC and their outputs sent to the multiplexer.

The multiplexer circuit of figure 19 selects the address of the dual-port memory. There are two functions involved. One is the function to select the row and column addresses in a time-sliced fashion. In this case, the function is controlled by an output from the clock signal generator circuit to the selection A input of the multiplexer ICs. The other function selects the CPU's address bus during ordinary CPU access cycles, but selects the transfer address during internal data transfer cycles. As we explained previously in connection with the DT/OE signal generator circuit, the BUSAK signal from the CPU controls this function via the selection B input to the multiplexer ICs. It should be noted that the multiplexer C1 inputs, which become the row address in internal data transfer cycles, are always low level in the demonstration circuit. If an output port is added to allow the CPU to control C1, it should become a simple task to accomplish the horizontal dot scrolling function.

Even with our demonstration circuit, in which we tried to keep the peripheral circuits as simple as possible, we could achieve an efficiency of 93.3 percent (figure 21A). If the real-time data transfer function is used effectively, it is possible to make the efficiency 98.28 percent (figure 21B).

If a signal as shown in figure 22 is input to the Draw-Wait terminal, the next cycle always becomes a display cycle. Even when the GDC is executing a graphic drawing cycle and updating the contents of the frame buffers, so long as such a signal is input from the outside, it is possible to force an interrupt in the access to frame buffers. Subsequently, the dual-port memory can execute the internal data transfer in the next cycle.

**Figure 22. Draw-Wait Function Timing Diagram**



3

**Access Efficiency.** Let us calculate the efficiency with which the CPU accesses the frame buffers in our demonstration circuit. As shown in figure 21A, the circuit always executes one data transfer cycle during one horizontal scanning period, including the vertical blanking period. From the figure we derive that the time ratio for the CPU to access the frame buffers is 93.30%. This value cannot be attained by means of a conventional single-port RAM.

If we can effectively use the real-time data transfer function, this value can be made even higher. As shown in figure 21B, if one row of the dual-port memory is corresponded to a display without waste, it is possible to reduce the number of data transfers for each frame to 125. If the circuit is designed so that the amount of time required for one cycle of data transfer is eight times that of the SC clock cycle, then using the calculation technique shown in figure 21B, the efficiency of the CPU access becomes 98.28%.

### 640 x 456 Pixel Graphic Display System

Next, we shall introduce an application example of a medium resolution system with 640 x 456 pixel display capability. For this we used an improved version of NEC's graphic display controller (GDC),  $\mu$ PD7220A.<sup>14</sup>

**Draw-Wait.** The improved version of the GDC was made into a product before the dual-port memory, but their development periods overlapped. For this reason, we could at least incorporate one function into the improved version of the GDC that would work in concert with the dual-port memory. This function is the Draw-Wait function. We provided a terminal (Draw-Wait) for temporarily halting externally the graphic drawing function of the GDC during its execution. In order to prevent an increase in the number of terminal ends, we piggy-backed this function with the existing light-pen input terminal. When the GDC is initialized, it is possible to decide whether this terminal is to be used for the light-pen input or the Draw-Wait input.

Referring to figure 22, when the terminal is used for the Draw-Wait input, an external signal is generated that is in sync with the GDC clock cycle and able to remain at a high level during at least four clock cycles. When the signal goes low, the GDC operates in a display cycle. This means that when the GDC executes a graphic drawing cycle and is updating the contents of the frame buffers, if an external signal is sent to the GDC (figure 22), in the next cycle the GDC halts the operation to update the frame buffers. It is possible to utilize this timing for the internal data transfer of the dual-port memory. In such an instance, it is also possible to utilize the display address output from the GDC as the pointer control address.

**Flashing/Flashless Drawing Modes.** Before we introduce the application example that combines the GDC and the dual-port memory, a brief explanation is in order for the graphic drawing mode of the GDC. The graphic drawing mode is divided into flashing mode and flashless mode. The flashless mode allows the graphic drawing action of the GDC only during the blanking period, whereas in the flashing mode graphic drawing can be performed even during display. Although the speed for screen display update increases in the flashing mode, in circuits using existing single-port RAMs as their frame buffers, the display is bound to incur flickering (flashing).

If the dual-port memory is used for the frame buffers, even when the GDC is in the flashing mode, there is no flickering in the display. It becomes possible to bring the drawing efficiency of the GDC close to 100 percent while keeping the display from being corrupted by flickers.

**Graphic Drawing Speed.** With an improved version of the GDC as the controller, and a circuit corresponding to a 640 x 456 pixel display, we examined the effect of improvements in aspects such as graphic drawing speed. The specifications of our demonstration board made it interchangeable with NEC's graphic memory board N5200 Model 05 (APC).

The N5200 Model 05 (APC) uses a 64K x 1-bit single-port RAM ( $\mu$ PD4164). By combining 16 such chips into a plane, and by internally assembling three planes, we made it possible to produce eight different colors at a time. Since the memory capacity of one plane is 1 megabit, the display area consisting of 640 x 456 pixels is extracted from the plane and displayed. When the dual-port memory is used in a configuration, its design architecture results in the diagram in figure 23. There, one plane consists of four chips. The random port can be directly connected to the GDC's bus. The serial port can be directly connected to the parallel-serial converter circuit. The  $\overline{DT}/\overline{OE}$ , SC, and  $\overline{SOE}$  signals that control the dual-port memory are generated by a control circuit.


For the parallel-to-serial converter circuits, we managed with an 8-bit circuit for each plane. This was accomplished by dividing the memory chips composing a plane into two groups, and then flip-flopping the serial output enable signal  $\overline{SOE}$  as the input to each group. If four kinds of  $\overline{SOE}$  signals, each offset in phase by 45 degrees were generated, it would also be possible to make the parallel-to-serial conversion circuit as a 4-bit circuit.

Since the frame buffer for each plane consists of four chips, it is possible to store 4,096 bits (256 x 4 x 4) of data in the data registers within one cycle of internal data transfer. If memory and display were matched in such a way that all data in the data registers is sent to the CRT as display data, because there are 640 horizontal pixels, internal data transfer would need to be performed at an approximate rate of once per 6.4 scanning lines.

For the purpose of externally interrupting the graphic drawing operation during the period of internal data transfer of the dual-port memory, we used the Draw-Wait function of the GDC. The GDC is an improved version and operated in flashing mode.

The GDC is capable of independently establishing the virtual width of the display memory and the number of display pixels during one horizontal scanning period

**Figure 23. Block Diagram of the 640 x 256 Pixel Graphic Display**



3

83-001608C

on the basis of the number of characters. There are two different cases for our consideration. In the first case, width of the memory is made larger than the number of horizontally displayed pixels. If this is done, horizontal scrolling becomes possible only by offsetting the addresses for the memory readout. Only the parts to be displayed are sent to the CRT from the contents of the data registers while the data transfer needs to be done each time a horizontal blanking period comes around.


In the second case, the width of the memory is matched against the number of horizontal pixels. This allows all data stored in the data registers to be sent to the CRT as display data. During horizontal blanking periods, the SC clock is halted, and hence the data output is halted. Timing signals will also be generated to continue internal data transfer during the display period.

By connecting the demonstration board to the N5200, we examined the results of improvement. In the N5200 Model 05 (APC), we used an 8086 microprocessor as

the CPU, with the operating speed set at 5 MHz. Here, the GDC was operated in the flashless mode with a 2.5-MHz clock. Since the demonstration circuit operates the GDC in flashing mode, it is possible to update the contents of the frame buffers at a speed approximately four times as fast. Moreover, we set the GDC's clock at 5 MHz. Considering all these factors, the update speed in our demonstration circuit should be approximately eight times as fast as in traditional circuits.

Figure 24 compares processing time of a system using the existing N5200 and one using our demonstration circuit. Software to display simple lines, characters, and circles is based on graphic software GSX from Digital Research Inc. As shown in figure 24, the results reduced the total amount of time to only one-half or so. But this is because the CPU processing time for other than accesses to the frame buffers is very long. If we separate graphic drawing time from other processing time, the drawing time was shortened to between 1/6 and 1/8.

Figure 24. Comparison of Graphic Drawing Times



83-001608E

## 1280 x 1024 Pixel Graphic Display System

Finally, as an application in high-resolution display, we introduce an example of assembling the frame buffers corresponding to 1280 x 1024 pixel displays.


In this case, one plane consists of five packets of the dual-port memory. In order to assemble the buffer memory for four planes, 20 packets of the dual-port memory were used and they were divided into five banks, from the CPU's view. Figure 25 shows this.

For the 1280 x 1024 pixel display, it is necessary to send the display data at a cycle time of about 9.3 ns for each pixel. This means that the clock frequency cycle will be 107 MHz. In the example of figure 25, this data output requirement was accomplished by means of a 4-bit

parallel-serial converter circuit for each plane. The EN<sub>0</sub>-EN<sub>4</sub> symbols signify the enable signals of a 186-ns period, each with a phase offset. Using these signals, the serial port of each bank is enabled serially, hence loading the data in the 4-bit parallel-serial converter circuits. Since the serialization cycle time of the dual-port memory is 40 ns minimum, this leaves room for tolerances of other related timings. This is not the case with the traditional single-port RAMs.

In this design, it is possible to assemble the buffer memories for four planes. The parallel-to-serial converter circuits for the high-speed output of data into the display can be accomplished by a 4-bit circuit for each plane.

**Figure 25. Frame Buffer for a 1280 x 1024 Pixel Graphic Display**





### **Number of Product Types Will Increase**

The new dual-port memory resolves almost all the problems that graphic systems designers have faced for many years. We are convinced that the three functions—real-time data transfer, pointer control, and write-per-bit—will become standard for any dual-port memory in first-generation frame buffers.<sup>6</sup>

Since the initial announcement, we have received much feedback from users. We have requests for even newer design specifications pertaining to power consumption, packaging, new functions, and so on.

The serial port we introduced this time adopted a static circuit. There is no denying that its power consumption level is high. In order to reduce this level, it is necessary for us to investigate new circuit technologies or introduction of the CMOS process.

The package for this product is 400 mils (10.2 mm) wide, which makes it large in comparison with traditional RAMs. Some users expressed their strong desire for a 300-mil (7.6-mm) package. For this we would need to investigate ways to introduce the processing technology used in the 1-megabit dynamic RAM, which will appear in the near future as a commercial product, and to make the packaging smaller. The idea of containing it within a PLCC is also one of our subjects for future investigation.

As new functions, we can name the serial input function as the first. This makes it possible to directly input signals from TV cameras and scanners. We can also think of its applications in the communications field. We encountered a considerable number of requests stating that even without the serial input capability, a function to simply transfer additional data internally from the data registers to the memory cell array is needed. This would make it possible to clear the memory quickly. It appears in the CAD/CAM field that this function will be a required feature. It should be noted that for the purpose of merely clearing the memory quickly, there are other techniques that should also be considered. In addition, we can think of incorporating into the chip the logical and arithmetic functions for data. In the current trend in graphic processing, the so-called raster operation function appears to be becoming standard. The arithmetic function we refer to corresponds to this trend.

It is imminent that 1-megabit dynamic RAMs will be introduced as commercial products. It should be in 1985 when each firm will introduce samples. This may spur diversification in the types of memory products. Not only in x4-bit configuration, but also in x8-bit and x16-bit configurations, we will see commercialization of the dual-port memory. For the purpose of increasing the speed of random access ports, there should be attempts made to adopt static column and/or ripple modes in such products.

## Acknowledgment

In acknowledgment, we would like to mention that the dual-port memory was developed by the joint efforts of many people, headed by Mr. Shoji Ishimoto. For the creation of this paper, we received advice on many occasions from them. We would like to express our deep sense of appreciation to all those who were involved.

## References

- 1 S. Ishimoto, A. Nagami, H. Watanabe, J. Kiyono, N. Hirakawa, Y. Okuyama, F. Hosokawa, and K. Tokushige, "A 256K Dual Port Memory," 1985 IEEE International Solid State Circuits Conference (ISSCC 85), Digest of Technical Papers, Thesis No. WAM3.1, pp. 38-39, Feb. 1985.
- 2 Nagami and Hara, "A Direct I/O-type Dynamic Memory Dedicated to 320-row X 700-columns Graphic Display for the Field Memories of Televisions and VTR's," NIKKEI ELECTRONICS, Feb. 11, 1985 issue no. 362, pp. 219-239.
- 3 Ishihara, Miyazawa, and Sakai, "A 256K CMOS Dynamic RAM Featuring the Static Column Mode of 50 ns Cycle time," op. cit., Feb. 11, 1985 issue no. 362, pp. 243-263.
- 4 Baba, Mochizuki, and Miyasaka, "A Dynamic RAM with the Static Column Mode That Can Easily Increase the Speed of Memory Systems," op. cit., Sept. 12, 1983 issue no. 325, pp. 153-174.
- 5 Saito and Shimogoshi, "Designing the Frame Buffers for a 1280X1024 Pixel Graphic Display Using 64K RAMs with the Nibble Mode," op. cit., Aug. 27, 1984 issue no. 350, pp. 227-245.
- 6 Matsunaga, "The 256K Dual Port Memory Which Domestic and Overseas Manufacturers Are Racing to Get Involved In," op. cit., May 20, 1985 issue no. 369, pp. 195-219.
- 7 K. Gutttag, "Video Controller and Dual-Port RAM Break Graphics Bottleneck," Integrated Circuits Magazine, pp. 47-54, Mar. 1985.
- 8 Sussman, "Dual Port Memory Supports Bitmapped Displays," Electronic Imaging, Feb. 1985.
- 9 "A Comparison of Memory Alternatives for Graphics Frame Buffer Design," AP Brief, Intel Corp., Jan. 1985.
- 10 Whitten, M.C., "Memory Design for Raster Graphics Displays," IEEE Computer Graphics and Application, vol. 4, no. 3, pp. 48-65, Mar. 1984.
- 11 D. Gulley, "Joining Text and Graphics Enhances Video Performance," Computer Design, vol. 23, no. 8, pp. 121-140. Aug. 1984.
- 12 R. Pinkham, M. Novak, and K. Gutttag, "Video RAM Excels at Fast Graphics," Electronic Design, vol. 31, no. 17, pp. 161-171, Aug. 18, 1983.
- 13 Hayashi and Hagiwara, "A Dual-port 64K D-RAM with 256-bit Shift Registers for VRAM-TMS4161," INTER-FACE, June 1984 issue no. 85, pp. 201-210.
- 14 Oguchi, Takahashi, and Higuchi, "Manufacturing a Graphic Display Controller Using the μPD7220A," TRANSISTOR TECHNOLOGY, Feb. 1984 issue, vol. 21, no. 2, pp. 343-362.



## **DYNAMIC RAM MODULES**

# **4**

## Section 4 – Dynamic RAM Modules

	<b>Page</b>
MC-41256A4     262,144 x 4-Bit Dynamic NMOS RAM Module .....	4-1
MC-41256A5     262,144 x 5-Bit Dynamic NMOS RAM Module .....	4-9
MC-41256A8     262,144 x 8-Bit Dynamic NMOS RAM Module .....	4-17
MC-41256A9     262,144 x 9-Bit Dynamic NMOS RAM Module .....	4-27
MC-411000A1    1,048,576 x 1-Bit Dynamic NMOS RAM Module .....	4-37

### PRELIMINARY INFORMATON

#### Description

The MC-41256A4 is a 262,144-word by 4-bit NMOS dynamic RAM module, designed to operate from a single +5 V power supply. Advanced dynamic circuitry, including a single-transistor storage cell, 1024 sense amplifiers per data output, multiplexed address buffers, and flexible refresh controls provide good system operating margins.

The MC-41256A4 operates like four  $\mu$ PD41256 standard 256K DRAMs. Refresh is accomplished by performing  $\overline{RAS}$ -only refresh cycles, hidden refresh cycles,  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles, or normal read or write cycles on the 256 address combinations of  $A_0$ - $A_7$  during a 4 ms period.

The Single Inline Memory Module (SIMM™) package reduces system cost, enhances reliability, and reduces the size and weight of a system. The SIMM includes four  $\mu$ PD41256s in PLCC packages and two power supply decoupling capacitors.

SIMM is a trade mark of Wang Laboratories.

#### Features


- 262,144-word by 4-bit organization
- Single +5 V  $\pm$  10% power supply
- Standard 22-pin Single Inline Memory Module (SIMM) package
- Incorporates four 256K dynamic RAMs in high-density PLCC packaging ( $\mu$ PD41256L)
- Includes power supply decoupling capacitors
- Low power dissipation: 110 mW standby (max)
- TTL-compatible I/O
- 256 refresh cycles ( $A_0$ - $A_7$  are refresh address pins)
- Page mode capability

#### Performance Ranges

Device	Max Access Time	Read or Write Cycle Time	Page Mode Cycle Time
MC-41256A4-12	120 ns	220 ns	120 ns
MC-41256A4-15	150 ns	260 ns	145 ns


#### Pin Configuration

22-Pin SIMM, MC-41256A4A  
(Glass-epoxy Substrate)



83-003519A

22-Pin SIMM, MC-41256A4C  
(Ceramic Substrate)



83-001926A



**Pin Identification**


No.	Symbol	Function
1, 6-8, 12-14, 17, 18	A <sub>0</sub> -A <sub>8</sub>	Address inputs
2	V <sub>CC</sub>	Power supply (+5.0 V)
3, 9, 16, 20	D <sub>1</sub> -D <sub>4</sub>	Data inputs
4, 10, 15, 21	Q <sub>1</sub> -Q <sub>4</sub>	Data outputs
5	CAS	Column address strobe
11	WE	Write enable
19	RAS	Row address strobe
22	GND	Ground

**Absolute Maximum Ratings**

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, T <sub>OPR</sub> , ambient	0 to +70°C
Storage temperature, T <sub>STG</sub>	-55 to +85°C
Short circuit output current, I <sub>OS</sub>	50 mA
Power dissipation, P <sub>D</sub>	4.0 W

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Block Diagram**



49-001363C

### Capacitance

$T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f = 1\text{ MHz}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{IA}$			40	pF	$A_0$ - $A_8$
Input capacitance	$C_{IR}$			50	pF	$\overline{\text{RAS}}$ , $\overline{\text{WE}}$
Input capacitance	$C_{IC}$			50	pF	$\overline{\text{CAS}}$
Input/output capacitance	$C_{DQ}$			15	pF	$D_1$ - $D_4$ , $Q_1$ - $Q_4$ (Note 1)

#### Note:

(1)  $\overline{\text{CAS}} = V_{IH}$  to disable  $D_{OUT}$

### DC Characteristics

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $\text{GND} = 0\text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	
Input high voltage	$V_{IH}$	2.4		5.5	V	
Input low voltage	$V_{IL}$	-1.0		0.8	V	
Standby current	$I_{CC2}$			20.0	mA	$\overline{\text{RAS}} = V_{IH}$ , $D_{OUT} = \text{High-Z}$
Input leakage current	$I_{IL}$	-40		40	$\mu\text{A}$	For $A_0$ - $A_8$ , $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ ; $V_{IN} = 0$ to $5.5\text{ V}$ ; other pins = $0\text{ V}$
Data input leakage current	$I_{IL(D)}$	-10		10	$\mu\text{A}$	For $D_1$ - $D_4$ ; $V_{IN} = 0$ to $5.5\text{ V}$ ; other pins = $0\text{ V}$
Output leakage current	$I_{OL}$	-10		10	$\mu\text{A}$	$D_{OUT}$ disabled, $V_{OUT} = 0$ to $5.5\text{ V}$
Output low voltage	$V_{OL}$	0		0.4	V	$I_{OUT} = 4.2\text{ mA}$
Output high voltage	$V_{OH}$	2.4		$V_{CC}$	V	$I_{OUT} = -5\text{ mA}$

### AC Characteristics

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$

Parameter	Symbol	MC-41256A4-12		MC-41256A4-15		Unit	Test Conditions
		Min	Max	Min	Max		
Operating current, average	$I_{CC1}$		332		280	mA	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ cycling, $t_{RC} = t_{RC\text{ min}}$ (Note 5)
Operating current, refresh mode, average	$I_{CC3}$		260		212	mA	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IH}$ , $t_{RC} = t_{RC\text{ min}}$ (Note 5)
Operating current, page mode, average	$I_{CC4}$		180		140	mA	$\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ cycling, $t_{PC} = t_{PC\text{ min}}$ (Note 5)
Operating current, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode, average	$I_{CC5}$		270		225	mA	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IL}$ , $t_{RC} = t_{RC\text{ min}}$ (Note 5)
Random read or write cycle time	$t_{RC}$	220		260		ns	(Note 6)
Read-write cycle time	$t_{RWC}$	265		310		ns	(Note 6)
Page mode cycle time	$t_{PC}$	120		145		ns	(Note 6)
Refresh period	$t_{REF}$		4		4	ms	
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		120		150	ns	(Notes 7, 8)
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		60		75	ns	(Notes 7, 9)
Output buffer turn-off delay	$t_{OFF}$	0	30	0	35	ns	(Note 10)
Transition time (rise and fall)	$t_T$	3	50	3	50	ns	(Note 4)
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	90		100		ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	120	10000	150	10000	ns	

4



**AC Characteristics (cont)**

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$

Parameter	Symbol	MC-41256A4-12		MC-41256A4-15		Unit	Test Conditions
		Min	Max	Min	Max		
RAS hold time	$t_{RSH}$	60		75		ns	
CAS pulse width	$t_{CAS}$	60	10000	75	10000	ns	
CAS hold time	$t_{CSH}$	120		150		ns	
RAS to CAS delay time	$t_{RCD}$	25	60	25	75	ns	(Note 11)
CAS to RAS precharge time	$t_{CRP}$	10		10		ns	(Note 12)
CAS precharge time (non-page mode)	$t_{CPN}$	25		25		ns	
CAS precharge time (page mode)	$t_{CP}$	50		60		ns	
RAS precharge CAS hold time	$t_{RPC}$	0		0		ns	
Row address setup time	$t_{ASR}$	0		0		ns	
Row address hold time	$t_{RAH}$	15		15		ns	
Column address setup time	$t_{ASC}$	0		0		ns	
Column address hold time	$t_{CAH}$	20		25		ns	
Column address hold time referenced to RAS	$t_{AR}$	80		100		ns	
Read command setup time	$t_{RCS}$	0		0		ns	
Read command hold time referenced to RAS	$t_{RRH}$	20		20		ns	(Note 13)
Read command hold time referenced to CAS	$t_{RCH}$	0		0		ns	(Note 13)
Write command hold time	$t_{WCH}$	30		40		ns	
Write command hold time referenced to RAS	$t_{WCR}$	90		115		ns	
Write command pulse width	$t_{WP}$	20		25		ns	
Write command to RAS lead time	$t_{RWL}$	40		45		ns	
Write command to CAS lead time	$t_{CWL}$	40		45		ns	
Data-in setup time	$t_{DS}$	0		0		ns	(Note 14)
Data-in hold time	$t_{DH}$	30		40		ns	(Note 14)
Data-in hold time referenced to RAS	$t_{DHR}$	90		115		ns	
Write command setup time	$t_{WCS}$	0		0		ns	(Note 15)
CAS to WE delay	$t_{CWD}$	60		75		ns	(Note 15)
RAS to WE delay	$t_{RWD}$	120		150		ns	(Note 15)
CAS setup time for CAS before RAS refresh	$t_{CSR}$	10		10		ns	(Note 16)
CAS hold time for CAS before RAS refresh	$t_{CHR}$	30		30		ns	(Note 16)

**Note:**

- (1) All voltages referenced to GND.
- (2) An initial pause of 100  $\mu\text{s}$  is required after power-up, followed by any 8 RAS cycles before proper device operation is achieved.
- (3) AC measurements assume  $t_T = 5\text{ ns}$ .
- (4)  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- (5)  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ , and  $I_{CC5}$  depend on output loading and cycle rates. Specified values were obtained with the output open.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ( $T_A = 0$  to  $+70^\circ\text{C}$ ) is assured.
- (7) Load = 2 TTL ( $-1\text{ mA}$ ,  $+4\text{ mA}$ ) loads and 100 pF ( $V_{OH} = 2.0\text{ V}$ ,  $V_{OL} = 0.8\text{ V}$ ).


## AC Characteristics (cont)

Note [cont]:

- (8) Assumes that  $t_{RCD} \leq t_{RCD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value in this table,  $t_{RAC}$  increases by the amount that  $t_{RCD}$  exceeds the value shown.
- (9) Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
- (10)  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
- (11) Operation within the  $t_{RCD}(\max)$  limit assures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than  $t_{RCD}(\max)$ , access time is controlled exclusively by  $t_{CAC}$ .
- (12) The  $t_{CRP}$  requirement should be applicable for  $\overline{RAS}/\overline{CAS}$  cycles preceded by any cycle.
- (13) Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
- (14) These parameters are referenced to the leading edge of  $\overline{CAS}$  for early write cycles and to the leading edge of  $\overline{WE}$  for delayed write or read-modify-write cycles.
- (15)  $t_{WCS}$ ,  $t_{CWD}$ , and  $t_{RWD}$  are restrictive operating parameters in read-write/read-modify-write cycles only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data output will remain open circuit throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\min)$  and  $t_{RWD} \geq t_{RWD}(\min)$ , the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data out (at access time and until  $\overline{CAS}$  returns to  $V_{IH}$ ) is indeterminate.
- (16)  $\overline{CAS}$  before  $\overline{RAS}$  operation is specified.


## Timing Waveforms

### Read Cycle




83-001657A

### Read-Write/Read-Modify-Write Cycle




83-001659A

### Write Cycle (Early Write)



83-001658A


### RAS-Only Refresh Cycle



83-001659A


Timing Waveforms (cont)

Page Mode Read Cycle




83-001661B

Page Mode Write Cycle (Early Write)



83-001662B


Page Mode Read-Write/Read-Modify-Write Cycle



83-001664B


## Timing Waveforms (cont)

### Hidden Refresh Cycle



4

### CAS Before RAS Refresh Cycle





## PRELIMINARY INFORMATION

### Description

The MC-41256A5 is a 262,144-word by 5-bit NMOS dynamic RAM module, designed to operate from a single +5 V power supply. Advanced dynamic circuitry, including a single-transistor storage cell, 1024 sense amplifiers per data output, multiplexed address buffers, and flexible refresh controls provide good system operating margins.

The MC-41256A5 operates like five  $\mu$ PD41256 standard 256K DRAMs. Refresh is accomplished by performing RAS-only refresh cycles, hidden refresh cycles, CAS before RAS refresh cycles, or normal read or write cycles on the 256 address combinations of  $A_0$ - $A_7$  during a 4 ms period.

The Single Inline Memory Module (SIMM™) package reduces system cost, enhances reliability, and reduces the size and weight of a system. The SIMM includes five  $\mu$ PD41256s in PLCC packages and two power supply decoupling capacitors.

SIMM is a trade mark of Wang Laboratories.


### Features

- 262,144-word by 5-bit organization
- Single +5 V  $\pm$  10% power supply
- Standard 24-pin Single Inline Memory Module (SIMM) package
- Incorporates five 256K dynamic RAMs in high-density PLCC packaging ( $\mu$ PD41256L)
- Includes power supply decoupling capacitors
- Low power dissipation: 138 mW standby (max)
- TTL-compatible I/O
- 256 refresh cycles ( $A_0$ - $A_7$  are refresh address pins)
- Page mode capability

### Performance Ranges

Device	Max Access Time	Read or Write Cycle Time	Page Mode Cycle Time
MC-41256A5-12	120 ns	220 ns	120 ns
MC-41256A5-15	150 ns	260 ns	145 ns

### Pin Configuration




83-003206A

### Pin Identification

No.	Symbol	Function
1, 6-8, 12-14, 17, 18	$A_0$ - $A_8$	Address inputs
2	$V_{CC}$	Power supply (+5.0 V)
3, 9, 16, 20, 23	$D_1$ - $D_5$	Data inputs
4, 10, 15, 21, 24	$Q_1$ - $Q_5$	Data outputs
5	CAS	Column address strobe
11	WE	Write enable
19	RAS	Row address strobe
22	GND	Ground

Block Diagram



### Absolute Maximum Ratings

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, $T_{OPR}$ , ambient	0 to +70°C
Storage temperature, $T_{STG}$	-55 to +85°C
Short circuit output current, $I_{OS}$	50 mA
Power dissipation, $P_D$	5.0 W

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Capacitance

$T_A = 0$  to +70°C,  $V_{CC} = 5.0$  V  $\pm$  10%,  $f = 1$  MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{IA}$			45	pF	$A_0-A_8$
Input capacitance	$C_{IR}$			55	pF	RAS, WE
Input capacitance	$C_{IC}$			55	pF	CAS
Input/output capacitance	$C_{DQ}$			15	pF	$D_1-D_5, Q_1-Q_5$ (Note 1)

#### Note:

(1)  $\overline{CAS} = V_{IH}$  to disable  $D_{OUT}$

### DC Characteristics

$T_A = 0$  to +70°C;  $V_{CC} = 5$  V  $\pm$  10%, GND = 0 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	
Input high voltage	$V_{IH}$	2.4		5.5	V	
Input low voltage	$V_{IL}$	-1.0		0.8	V	
Standby current	$I_{CC2}$			25.0	mA	RAS = $V_{IH}$ , $D_{OUT} =$ High-Z
Input leakage current	$I_{IL}$	-50		50	$\mu$ A	For $A_0-A_8$ , RAS, CAS, WE; $V_{IN} = 0$ to 5.5 V; other pins = 0 V
Data input leakage current	$I_{IL(D)}$	-10		10	$\mu$ A	For $D_1-D_5$ ; $V_{IN} = 0$ to 5.5 V; other pins = 0 V
Output leakage current	$I_{OL}$	-10		10	$\mu$ A	$D_{OUT}$ disabled, $V_{OUT} = 0$ to 5.5 V
Output low voltage	$V_{OL}$	0		0.4	V	$I_{OUT} = 4.2$ mA
Output high voltage	$V_{OH}$	2.4		$V_{CC}$	V	$I_{OUT} = -5$ mA

4



**AC Characteristics**

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = 5.0 V ±10%

Parameter	Symbol	MC-41256A5-12		MC-41256A5-15		Unit	Test Conditions
		Min	Max	Min	Max		
Operating current, average	I <sub>CC1</sub>		415		350	mA	RAS, CAS cycling, t <sub>RC</sub> = t <sub>RC</sub> min (Note 5)
Operating current, refresh mode, average	I <sub>CC3</sub>		325		265	mA	RAS cycling, CAS = V <sub>IH</sub> , t <sub>RC</sub> = t <sub>RC</sub> min (Note 5)
Operating current, page mode, average	I <sub>CC4</sub>		225		175	mA	RAS = V <sub>IL</sub> , CAS cycling, t <sub>PC</sub> = t <sub>PC</sub> min (Note 5)
Operating current, CAS before RAS refresh mode, average	I <sub>CC5</sub>		340		280	mA	RAS cycling, CAS = V <sub>IL</sub> , t <sub>RC</sub> = t <sub>RC</sub> min (Note 5)
Random read or write cycle time	t <sub>RC</sub>	220		260		ns	(Note 6)
Read-write cycle time	t <sub>RWC</sub>	265		310		ns	(Note 6)
Page mode cycle time	t <sub>PC</sub>	120		145		ns	(Note 6)
Refresh period	t <sub>REF</sub>		4		4	ms	
Access time from RAS	t <sub>RAC</sub>		120		150	ns	(Notes 7, 8)
Access time from CAS	t <sub>CAC</sub>		60		75	ns	(Notes 7, 9)
Output buffer turn-off delay	t <sub>OFF</sub>	0	30	0	35	ns	(Note 10)
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	ns	(Note 4)
RAS precharge time	t <sub>RP</sub>	90		100		ns	
RAS pulse width	t <sub>RAS</sub>	120	10000	150	10000	ns	
RAS hold time	t <sub>RSH</sub>	60		75		ns	
CAS pulse width	t <sub>CAS</sub>	60	10000	75	10000	ns	
CAS hold time	t <sub>CSH</sub>	120		150		ns	
RAS to CAS delay time	t <sub>RCD</sub>	25	60	25	75	ns	(Note 11)
CAS to RAS precharge time	t <sub>CRP</sub>	10		10		ns	(Note 12)
CAS precharge time (non-page mode)	t <sub>CPN</sub>	25		25		ns	
CAS precharge time (page mode)	t <sub>CP</sub>	50		60		ns	
RAS precharge CAS hold time	t <sub>RPC</sub>	0		0		ns	
Row address setup time	t <sub>ASR</sub>	0		0		ns	
Row address hold time	t <sub>RAH</sub>	15		15		ns	
Column address setup time	t <sub>ASC</sub>	0		0		ns	
Column address hold time	t <sub>CAH</sub>	20		25		ns	
Column address hold time referenced to RAS	t <sub>AR</sub>	80		100		ns	
Read command setup time	t <sub>RCS</sub>	0		0		ns	
Read command hold time referenced to RAS	t <sub>RRH</sub>	20		20		ns	(Note 13)
Read command hold time referenced to CAS	t <sub>RCH</sub>	0		0		ns	(Note 13)
Write command hold time	t <sub>WCH</sub>	30		40		ns	
Write command hold time referenced to RAS	t <sub>WCR</sub>	90		115		ns	
Write command pulse width	t <sub>WP</sub>	20		25		ns	
Write command to RAS lead time	t <sub>RWL</sub>	40		45		ns	

### AC Characteristics (cont)

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$

Parameter	Symbol	MC-41256A5-12		MC-41256A5-15		Unit	Test Conditions
		Min	Max	Min	Max		
Write command to $\overline{\text{CAS}}$ lead time	$t_{\text{CWL}}$	40		45		ns	
Data-in setup time	$t_{\text{DS}}$	0		0		ns	(Note 14)
Data-in hold time	$t_{\text{DH}}$	30		40		ns	(Note 14)
Data-in hold time referenced to $\overline{\text{RAS}}$	$t_{\text{DHR}}$	90		115		ns	
Write command setup time	$t_{\text{WCS}}$	0		0		ns	(Note 15)
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	$t_{\text{CWD}}$	60		75		ns	(Note 15)
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	$t_{\text{RWD}}$	120		150		ns	(Note 15)
$\overline{\text{CAS}}$ setup time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	$t_{\text{CSR}}$	10		10		ns	(Note 16)
$\overline{\text{CAS}}$ hold time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	$t_{\text{CHR}}$	30		30		ns	(Note 16)


#### Note:

- (1) All voltages referenced to GND.
- (2) An initial pause of 100  $\mu\text{s}$  is required after power-up, followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved.
- (3) AC measurements assume  $t_T = 5$  ns.
- (4)  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{\text{IH}}$  and  $V_{\text{IL}}$ .
- (5)  $I_{\text{CC1}}$ ,  $I_{\text{CC3}}$ ,  $I_{\text{CC4}}$ , and  $I_{\text{CC5}}$  depend on output loading and cycle rates. Specified values were obtained with the output open.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ( $T_A = 0$  to  $+70^\circ\text{C}$ ) is assured.
- (7) Load = 2 TTL ( $-1$  mA,  $+4$  mA) loads and 100 pF ( $V_{\text{OH}} = 2.0$  V,  $V_{\text{OL}} = 0.8$  V).
- (8) Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ . If  $t_{\text{RCD}}$  is greater than the maximum recommended value in this table,  $t_{\text{RAC}}$  increases by the amount that  $t_{\text{RCD}}$  exceeds the value shown.
- (9) Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ .
- (10)  $t_{\text{OFF}}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .
- (11) Operation within the  $t_{\text{RCD}}(\text{max})$  limit assures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than  $t_{\text{RCD}}(\text{max})$ , access time is controlled exclusively by  $t_{\text{CAC}}$ .
- (12) The  $t_{\text{CRP}}$  requirement should be applicable for  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles preceded by any cycle.
- (13) Either  $t_{\text{RRH}}$  or  $t_{\text{RCH}}$  must be satisfied for a read cycle.
- (14) These parameters are referenced to the leading edge of  $\overline{\text{CAS}}$  for early write cycles and to the leading edge of  $\overline{\text{WE}}$  for delayed write or read-modify-write cycles.
- (15)  $t_{\text{WCS}}$ ,  $t_{\text{CWD}}$ , and  $t_{\text{RWD}}$  are restrictive operating parameters in read-write/read-modify-write cycles only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycle is an early write cycle and the data output will remain open circuit throughout the entire cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$  and  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ , the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data out (at access time and until  $\overline{\text{CAS}}$  returns to  $V_{\text{IH}}$ ) is indeterminate.
- (16)  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  operation is specified.


## MC-41256A5

### Timing Waveforms


#### Read Cycle




#### Read-Write/Read-Modify-Write Cycle



#### Write Cycle (Early Write)




#### RAS-Only Refresh Cycle




### Timing Waveforms (cont)

#### Page Mode Read Cycle



83-001661B


#### Page Mode Write Cycle (Early Write)



83-001662B

4


#### Page Mode Read-Write/Read-Modify-Write Cycle




83-001664B

**Timing Waveforms (cont)**

**Hidden Refresh Cycle**



**CAS Before RAS Refresh Cycle**



## PRELIMINARY INFORMATION

### Description

The MC-41256A8 is a 262,144-word by 8-bit NMOS dynamic RAM module, designed to operate from a single +5 V power supply. Advanced dynamic circuitry, including a single-transistor storage cell, 1024 sense amplifiers per data output, multiplexed address buffers, and flexible refresh controls provide good system operating margins.

The MC-41256A8 operates like eight  $\mu$ PD41256 standard 256K DRAMs. Refresh is accomplished by performing RAS-only refresh cycles, hidden refresh cycles, CAS before RAS refresh cycles, or normal read or write cycles on the 256 address combinations of A<sub>0</sub>-A<sub>7</sub> during a 4 ms period.

The Single Inline Memory Module (SIMM™) package reduces system cost, enhances reliability, and reduces the size and weight of a system. The SIMM includes eight  $\mu$ PD41256s in PLCC packages and eight power supply decoupling capacitors.

SIMM is a trade mark of Wang Laboratories.

### Features


- 262,144-word by 8-bit organization
- Single +5V  $\pm$  10% power supply
- Standard 30-pin Single Inline Memory Module (SIMM) package
- Incorporates eight 256K dynamic RAMs in high-density PLCC packaging ( $\mu$ PD41256L)
- Includes power supply decoupling capacitors
- Low power dissipation: 220 mW standby (max)
- TTL-compatible I/O
- 256 refresh cycles (A<sub>0</sub>-A<sub>7</sub> are refresh address pins)
- Page mode capability

### Performance Ranges

Device	Max Access Time	Read or Write Cycle Time	Page Mode Cycle Time
MC-41256A8-12	120 ns	220 ns	120 ns
MC-41256A8-15	150 ns	260 ns	145 ns

### Pin Configurations


#### 30-Pin SIMM, MC-41256A8A



83-001924A

**Pin Configurations (cont)**


**30-Pin SIMM, MC-41256A8B**



**Pin Identification**

No.	Symbol	Function
1, 30	V <sub>CC</sub>	Power supply (+5.0 V)
2	CAS	Column address strobe
3, 6, 10, 13 16, 20, 23, 35	I/O <sub>1</sub> -I/O <sub>8</sub>	Common data inputs/outputs
4, 5, 7, 8, 11, 12, 14, 15, 17	A <sub>0</sub> -A <sub>8</sub>	Address inputs
9, 22	GND	Ground
18, 19, 24, 26 28, 29	NC	No connection
21	WE	Write enable
27	RAS	Row address strobe

## Block Diagram



4



**Absolute Maximum Ratings**

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, $T_{OPR}$ , ambient	0 to +70°C
Storage temperature, $T_{STG}$	-55 to +85°C
Short circuit output current, $I_{OS}$	50 mA
Power dissipation, $P_D$	8.0 W

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

$T_A = 0$  to +70°C,  $V_{CC} = 5.0$  V  $\pm$  10%,  $f = 1$  MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{IA}$			55	pF	$A_0$ - $A_8$
Input capacitance	$C_{IR}$			70	pF	RAS, WE
Input capacitance	$C_{IC}$			70	pF	CAS
Input/output capacitance	$C_{DQ}$			17	pF	$I/O_1$ - $I/O_8$ (Note 1)

**Note:**

(1) CAS =  $V_{IH}$  to disable  $D_{OUT}$

**DC Characteristics**

$T_A = 0$  to +70°C,  $V_{CC} = 5$  V  $\pm$  10%, GND = 0 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	
Input high voltage	$V_{IH}$	2.4		5.5	V	
Input low voltage	$V_{IL}$	-1.0		0.8	V	
Standby current	$I_{CC2}$			40.0	mA	RAS = $V_{IH}$ , $D_{OUT}$ = High-Z
Input leakage current	$I_{IL}$	-80		80	$\mu$ A	$V_{IN} = 0$ to 5.5 V; other pins = 0 V
Output leakage current	$I_{OL}$	-20		20	$\mu$ A	$D_{OUT}$ disabled, $V_{OUT} = 0$ to 5.5 V
Output low voltage	$V_{OL}$	0		0.4	V	$I_{OUT} = 4.2$ mA
Output high voltage	$V_{OH}$	2.4		$V_{CC}$	V	$I_{OUT} = -5$ mA

## AC Characteristics

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$

Parameter	Symbol	MC-41256A8-12		MC-41256A8-15		Unit	Test Conditions
		Min	Max	Min	Max		
Operating current, average	$I_{CC1}$		664		560	mA	RAS, CAS cycling, $t_{RC} = t_{RC}$ min (Note 5)
Operating current, refresh mode, average	$I_{CC3}$		520		425	mA	RAS cycling, $\overline{\text{CAS}} = V_{IH}$ , $t_{RC} = t_{RC}$ min (Note 5)
Operating current, page mode, average	$I_{CC4}$		360		280	mA	RAS = $V_{IL}$ , $\overline{\text{CAS}}$ cycling, $t_{PC} = t_{PC}$ min (Note 5)
Operating current, $\overline{\text{CAS}}$ before RAS refresh mode, average	$I_{CC5}$		545		450	mA	RAS cycling, $\overline{\text{CAS}} = V_{IL}$ , $t_{RC} = t_{RC}$ min (Note 5)
Random read or write cycle time	$t_{RC}$	220		260		ns	(Note 6)
Page mode cycle time	$t_{PC}$	120		145		ns	(Note 6)
Refresh period	$t_{REF}$		4		4	ms	
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		120		150	ns	(Notes 7, 8)
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		60		75	ns	(Notes 7, 9)
Output buffer turn-off delay	$t_{OFF}$	0	30	0	35	ns	(Note 10)
Transition time (rise and fall)	$t_T$	3	50	3	50	ns	(Note 4)
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	90		100		ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	120	10000	150	10000	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	60		75		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	60	10000	75	10000	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	120		150		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	25	60	25	75	ns	(Note 11)
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	10		10		ns	(Note 12)
$\overline{\text{CAS}}$ precharge time (non-page mode)	$t_{CPN}$	25		25		ns	
$\overline{\text{CAS}}$ precharge time (page mode)	$t_{CP}$	50		60		ns	

### AC Characteristics (cont)

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$


Parameter	Symbol	MC-41256A8-12		MC-41256A8-15		Unit	Test Conditions
		Min	Max	Min	Max		
RAS precharge CAS hold time	$t_{RPC}$	0		0		ns	
Row address setup time	$t_{ASR}$	0		0		ns	
Row address hold time	$t_{RAH}$	15		15		ns	
Column address setup time	$t_{ASC}$	0		0		ns	
Column address hold time	$t_{CAH}$	20		25		ns	
Column address hold time referenced to RAS	$t_{AR}$	80		100		ns	
Read command setup time	$t_{RCS}$	0		0		ns	
Read command hold time referenced to RAS	$t_{RRH}$	20		20		ns	(Note 13)
Read command hold time referenced to CAS	$t_{RCH}$	0		0		ns	(Note 13)
Write command hold time	$t_{WCH}$	30		40		ns	
Write command hold time referenced to RAS	$t_{WCR}$	90		115		ns	
Write command pulse width	$t_{WP}$	20		25		ns	
Write command to RAS lead time	$t_{RWL}$	40		45		ns	
Write command to CAS lead time	$t_{CWL}$	40		45		ns	
Data-in setup time	$t_{DS}$	0		0		ns	(Note 14)
Data-in hold time	$t_{DH}$	30		40		ns	(Note 14)
Data-in hold time referenced to RAS	$t_{DHR}$	90		115		ns	
Write command setup time	$t_{WCS}$	0		0		ns	
CAS setup time for CAS before RAS refresh	$t_{CSR}$	10		10		ns	(Note 15)
CAS hold time for CAS before RAS refresh	$t_{CHR}$	30		30		ns	(Note 15)

#### Note:


- (1) All voltages referenced to GND.
- (2) An initial pause of  $100\ \mu\text{s}$  is required after power-up, followed by any 8 RAS cycles before proper device operation is achieved.
- (3) AC measurements assume  $t_T = 5\ \text{ns}$ .
- (4)  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- (5)  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ , and  $I_{CC5}$  depend on output loading and cycle rates. Specified values were obtained with the output open.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ( $T_A = 0$  to  $+70^\circ\text{C}$ ) is assured.
- (7) Load = 2 TTL ( $-1\ \text{mA}$ ,  $+4\ \text{mA}$ ) loads and  $100\ \text{pF}$  ( $V_{OH} = 2.0\ \text{V}$ ,  $V_{OL} = 0.8\ \text{V}$ ).
- (8) Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$ . If  $t_{RCD}$  is greater than the maximum recommended value in this table,  $t_{RAC}$  increases by the amount that  $t_{RCD}$  exceeds the value shown.
- (9) Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
- (10)  $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
- (11) Operation within the  $t_{RCD}(\text{max})$  limit assures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only; if  $t_{RCD}$  is greater than  $t_{RCD}(\text{max})$ , access time is controlled exclusively by  $t_{CAC}$ .
- (12) The  $t_{CRP}$  requirement should be applicable for RAS/CAS cycles preceded by any cycle.
- (13) Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
- (14) These parameters are referenced to the leading edge of CAS.
- (15) CAS before RAS operation is specified.

## Timing Waveforms


### Read Cycle




### Write Cycle (Early Write)



### Page Mode Read Cycle




### Page Mode Write Cycle (Early Write)




Timing Waveforms (cont)

Hidden Refresh Cycle



83-001878B


$\overline{RAS}$ -Only Refresh Cycle



83-001860A

## Timing Waveforms (cont)

### $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle





## PRELIMINARY INFORMATION

### Description

The MC-41256A9 is a 262,144-word by 9-bit NMOS dynamic RAM module, designed to operate from a single +5V power supply. Advanced dynamic circuitry, including a single-transistor storage cell, 1024 sense amplifiers per data output, multiplexed address buffers, and flexible refresh controls provide good system operating margins.

The MC-41256A9 operates like eight  $\mu$ PD41256 standard 256K DRAMs with a parity bit. Refresh is accomplished by performing  $\overline{\text{RAS}}$ -only refresh cycles, hidden refresh cycles,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles, or normal read or write cycles on the 256 address combinations of  $A_0$ - $A_7$  during a 4 ms period.

The Single Inline Memory Module (SIMM™) package reduces system cost, enhances reliability, and reduces the size and weight of a system. The SIMM includes nine  $\mu$ PD41256s in PLCC packages and nine power supply decoupling capacitors.

SIMM is a trade mark of Wang Laboratories.

### Features


- 262,144-word by 9-bit organization
- Single +5 V  $\pm$  10% power supply
- Standard 30-pin Single Inline Memory Module (SIMM) package
- Incorporates nine 256K dynamic RAMs in high-density PLCC packaging ( $\mu$ PD41256L)
- Includes power supply decoupling capacitors
- Low power dissipation: 248 mW standby (max)
- TTL-compatible I/O
- 256 refresh cycles ( $A_0$ - $A_7$  are refresh address pins)
- Page mode capability

### Performance Ranges

Device	Max Access Time	Read or Write Cycle Time	Page Mode Cycle Time
MC-41256A9-12	120 ns	220 ns	120 ns
MC-41256A9-15	150 ns	260 ns	145 ns

### Pin Configurations

#### 30-Pin SIMM, MC-41256A9A




83-001922A



**Pin Configurations (cont)**

**30-Pin SIMM, MC-41256A9B**




**Pin Identification**

No.	Symbol	Function
1, 30	V <sub>CC</sub>	Power supply (+5.0 V)
2	CAS	Column address strobe
3, 6, 10, 13, 16, 20, 23, 25	I/O <sub>1</sub> -I/O <sub>8</sub>	Common data inputs/outputs
4, 5, 7, 8, 11, 12, 14, 15, 17	A <sub>0</sub> -A <sub>8</sub>	Address inputs
9, 22	GND	Ground
18, 19, 24	NC	No connection
21	WE	Write enable
26	DOUT <sub>9</sub>	Data output 9
27	RAS	Row address strobe
28	CAS <sub>9</sub>	Column address strobe for data output 9
29	DIN <sub>9</sub>	Data input 9

83-001923A

## Block Diagram



4

## MC-41256A9

### Absolute Maximum Ratings

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, $T_{OPR}$ , ambient	0 to +70°C
Storage temperature, $T_{STG}$	-55 to +85°C
Short circuit output current, $I_{OS}$	50 mA
Power dissipation, $P_D$	9.0 W

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Capacitance

$T_A = 0$  to +70°C,  $V_{CC} = 5.0 V \pm 10\%$ ,  $f = 1$  MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{IA}$			60	pF	$A_0-A_8$
Input capacitance	$C_{IR}$			75	pF	RAS, WE
Input capacitance	$C_{IC}$			70	pF	CAS
Input capacitance	$C_{IC9}$			13	pF	CAS <sub>9</sub>
Input capacitance	$C_{IN9}$			17	pF	D <sub>IN9</sub>
Input/output capacitance	$C_{IO}$			17	pF	I/O <sub>1</sub> -I/O <sub>8</sub> (Note 1)
Output capacitance	$C_{OUT9}$			12	pF	D <sub>OUT9</sub> (Note 2)

#### Note:

(1)  $\overline{CAS} = V_{IH}$  to disable D<sub>OUT</sub>

(2)  $\overline{CAS}_9 = V_{IH}$  to disable D<sub>OUT9</sub>

### DC Characteristics

$T_A = 0$  to +70°C;  $V_{CC} = 5 V \pm 10\%$ , GND = 0 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	
Input high voltage	$V_{IH}$	2.4		5.5	V	
Input low voltage	$V_{IL}$	-1.0		0.8	V	
Standby current	$I_{CC2}$			45.0	mA	RAS = $V_{IH}$ , D <sub>OUT</sub> = High-Z
Input leakage current	$I_{IL}$	-90		90	μA	For $A_0-A_8$ , RAS, CAS, WE; $V_{IN} = 0$ to 5.5 V; other pins = 0 V
Input leakage current	$I_{IL9}$	-10		10	μA	For $\overline{CAS}_9$ , D <sub>IN9</sub> ; $V_{IN} = 0$ to 5.5 V; other pins = 0 V
Output leakage current	$I_{OL}$	-20		20	μA	For I/O <sub>1</sub> -I/O <sub>8</sub> ; D <sub>OUT</sub> disabled, $V_{OUT} = 0$ to 5.5 V
Output leakage current	$I_{OL9}$	-10		10	μA	For D <sub>OUT9</sub> ; D <sub>OUT9</sub> disabled, $V_{OUT} = 0$ to 5.5 V
Output low voltage	$V_{OL}$	0		0.4	V	$I_{OUT} = 4.2$ mA
Output high voltage	$V_{OH}$	2.4		$V_{CC}$	V	$I_{OUT} = -5$ mA

## AC Characteristics

$T_A = 0 \text{ to } +70^\circ\text{C}$ ;  $V_{CC} = 5.0 \text{ V} \pm 10\%$

Parameter	Symbol	MC-41256A9-12		MC-41256A9-15		Unit	Test Conditions
		Min	Max	Min	Max		
Operating current, average	$I_{CC1}$		747		630	mA	RAS, CAS cycling, $t_{RC} = t_{RC} \text{ min (Note 5)}$
Operating current, refresh mode, average	$I_{CC3}$		585		475	mA	RAS cycling, $CAS = V_{IH}$ , $t_{RC} = t_{RC} \text{ min (Note 5)}$
Operating current, page mode, average	$I_{CC4}$		405		315	mA	RAS = $V_{IL}$ , CAS cycling, $t_{PC} = t_{PC} \text{ min (Note 5)}$
Operating current, CAS before RAS refresh mode, average	$I_{CC5}$		610		505	mA	RAS cycling, $CAS = V_{IL}$ , $t_{RC} = t_{RC} \text{ min (Note 5)}$
Random read or write cycle time	$t_{RC}$	220		260		ns	(Note 6)
Read-write cycle time	$t_{RWC}$	265		310		ns	(Notes 6, 17)
Page mode cycle time	$t_{PC}$	120		145		ns	(Note 6)
Refresh period	$t_{REF}$		4		4	ms	
Access time from RAS	$t_{RAC}$		120		150	ns	(Notes 7, 8)
Access time from CAS	$t_{CAC}$		60		75	ns	(Notes 7, 9)
Output buffer turn-off delay	$t_{OFF}$	0	30	0	35	ns	(Note 10)
Transition time (rise and fall)	$t_T$	3	50	3	50	ns	(Note 4)
RAS precharge time	$t_{RP}$	90		100		ns	
RAS pulse width	$t_{RAS}$	120	10000	150	10000	ns	
RAS hold time	$t_{RSH}$	60		75		ns	
CAS pulse width	$t_{CAS}$	60	10000	75	10000	ns	
CAS hold time	$t_{CSH}$	120		150		ns	
RAS to CAS delay time	$t_{RCD}$	25	60	25	75	ns	(Note 11)
CAS to RAS precharge time	$t_{CRP}$	10		10		ns	(Note 12)
CAS precharge time (non-page mode)	$t_{CPN}$	25		25		ns	
CAS precharge time (page mode)	$t_{CP}$	50		60		ns	
RAS precharge CAS hold time	$t_{RPC}$	0		0		ns	
Row address setup time	$t_{ASR}$	0		0		ns	
Row address hold time	$t_{RAH}$	15		15		ns	
Column address setup time	$t_{ASC}$	0		0		ns	
Column address hold time	$t_{CAH}$	20		25		ns	
Column address hold time referenced to RAS	$t_{AR}$	80		100		ns	
Read command setup time	$t_{RCS}$	0		0		ns	
Read command hold time referenced to RAS	$t_{RRH}$	20		20		ns	(Note 13)
Read command hold time referenced to CAS	$t_{RCH}$	0		0		ns	(Note 13)
Write command hold time	$t_{WCH}$	30		40		ns	
Write command hold time referenced to RAS	$t_{WCR}$	90		115		ns	
Write command pulse width	$t_{WP}$	20		25		ns	
Write command to RAS lead time	$t_{RWL}$	40		45		ns	
Write command to CAS lead time	$t_{CWL}$	40		45		ns	

## MC-41256A9

### AC Characteristics (cont)

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$


Parameter	Symbol	MC-41256A9-12		MC-41256A9-15		Unit	Test Conditions
		Min	Max	Min	Max		
Data-in setup time	$t_{DS}$	0		0		ns	(Note 14)
Data-in hold time	$t_{DH}$	30		40		ns	(Note 14)
Data-in hold time referenced to $\overline{\text{RAS}}$	$t_{DHR}$	90		115		ns	
Write command setup time	$t_{WCS}$	0		0		ns	(Note 15, 17)
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	$t_{CWD}$	60		75		ns	(Note 15, 17)
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	$t_{RWD}$	120		150		ns	(Note 15, 17)
$\overline{\text{CAS}}$ setup time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	$t_{CSR}$	10		10		ns	(Note 16)
$\overline{\text{CAS}}$ hold time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	$t_{CHR}$	30		30		ns	(Note 16)

#### Note:


- (1) All voltages referenced to GND.
- (2) An initial pause of 100  $\mu\text{s}$  is required after power-up, followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved.
- (3) AC measurements assume  $t_T = 5$  ns.
- (4)  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- (5)  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ , and  $I_{CC5}$  depend on output loading and cycle rates. Specified values were obtained with the output open.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ( $T_A = 0$  to  $+70^\circ\text{C}$ ) is assured.
- (7) Load = 2 TTL ( $-1$  mA,  $+4$  mA) loads and 100 pF ( $V_{OH} = 2.0$  V,  $V_{OL} = 0.8$  V).
- (8) Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$ . If  $t_{RCD}$  is greater than the maximum recommended value in this table,  $t_{RAC}$  increases by the amount that  $t_{RCD}$  exceeds the value shown.
- (9) Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
- (10)  $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
- (11) Operation within the  $t_{RCD}(\text{max})$  limit assures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only; if  $t_{RCD}$  is greater than  $t_{RCD}(\text{max})$ , access time is controlled exclusively by  $t_{CAC}$ .
- (12) The  $t_{CRP}$  requirement should be applicable for  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles preceded by any cycle.
- (13) Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
- (14) These parameters are referenced to the leading edge of  $\overline{\text{CAS}}$  for early write cycles and to the leading edge of  $\overline{\text{WE}}$  for delayed write or read-modify-write cycles.
- (15) For  $D_{OUT9}$ ,  $t_{WCS}$ ,  $t_{CWD}$ , and  $t_{RWD}$  are restrictive operating parameters in read-write/read-modify-write cycles only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is an early write cycle and the data output will remain open circuit throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{RWD} \geq t_{RWD}(\text{min})$ , the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the condition of  $D_{OUT9}$  (at access time and until  $\overline{\text{CAS}}_9$  returns to  $V_{IH}$ ) is indeterminate.
- (16)  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  operation is specified.
- (17) Read-write/read-modify-write operation can be performed only by the PLCC controlled by  $\overline{\text{CAS}}_9$  because of its separate data input and output terminals.

## Timing Waveforms


### Read Cycle




### Read-Write/Read-Modify-Write Cycle ( $D_{OUT9}$ only)



### Write Cycle (Early Write)




### RAS-Only Refresh Cycle




Timing Waveforms (cont)

Page Mode Read Cycle




83-001661B

Page Mode Write Cycle (Early Write)



83-001662B


Page Mode Read-Write/Read-Modify-Write Cycle (DOUT 9 only)



83-001664B


### Timing Waveforms (cont)

#### Hidden Refresh Cycle



4

#### CAS Before RAS Refresh Cycle







### PRELIMINARY INFORMATION

#### Description

The MC-411000A1 is a 1,048,576-word by 1-bit NMOS dynamic RAM module, designed to operate from a single +5 V power supply. Advanced dynamic circuitry, including a single-transistor storage cell, sense amplifiers, multiplexed address buffers, and flexible refresh controls provide good system operating margins.

Separate data input and data output pins from four  $\mu$ PD41256s are controlled by individual  $\overline{\text{RAS}}$  pins and common  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$ . Data pins are connected in parallel to provide single input and single output terminals. Refresh is accomplished on each of the four  $\mu$ PD41256s by performing  $\overline{\text{RAS}}$ -only refresh cycles, hidden refresh cycles,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles, or normal read or write cycles on the 256 address combinations of  $A_0$ - $A_7$  during a 4 ms period.

The Single Inline Memory Module (SIMM<sup>TM</sup>) package reduces system cost, enhances reliability, and reduces the size and weight of a system. The SIMM includes four  $\mu$ PD41256s in PLCC packages and two power supply decoupling capacitors.

SIMM is a trademark of Wang Laboratories.


#### Features

- 1,048,576-word by 1-bit organization
- Single +5 V  $\pm$  10% power supply
- Standard 22-pin Single Inline Memory Module (SIMM) package
- Incorporates four 256K dynamic RAMs in high-density PLCC packaging ( $\mu$ PD41256L)
- Includes power supply decoupling capacitors
- Low power dissipation: 110 mW standby (max)
- TTL-compatible I/O
- 256 refresh cycles ( $A_0$ - $A_7$  are refresh address pins)
- Page mode capability

#### Performance Ranges

Device	Max Access Time	Read or Write Cycle Time	Page Mode Cycle Time
MC-411000A1-12	120 ns	220 ns	120 ns
MC-411000A1-15	150 ns	260 ns	145 ns

#### Pin Configuration



#### Pin Identification


No.	Symbol	Function
1, 22	GND	Ground
2, 21	V <sub>CC</sub>	Power supply (+5.0 V)
3, 9, 14, 19	$\overline{\text{RAS}}_0$ - $\overline{\text{RAS}}_3$	Row address strobes
4	D <sub>OUT</sub>	Data output
5, 6, 10-12, 15, 16, 18, 20	A <sub>0</sub> -A <sub>8</sub>	Address inputs
7	D <sub>IN</sub>	Data input
8	$\overline{\text{WE}}$	Write enable
13	$\overline{\text{CAS}}$	Column address strobe
17	NC	No connection

#### Absolute Maximum Ratings

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, T <sub>OPR</sub> , ambient	0 to +70 °C
Storage temperature, T <sub>STG</sub>	-55 to +85 °C
Short circuit output current, I <sub>OS</sub>	50 mA
Power dissipation, P <sub>D</sub>	1.0 W

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Block Diagram**



83-003475B

**Capacitance**

T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5.0 V ± 10%, f = 1 MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	C <sub>IA</sub>			40	pF	A <sub>0</sub> -A <sub>8</sub> , D <sub>IN</sub>
Input capacitance	C <sub>IR</sub>			15	pF	RAS <sub>0</sub> -RAS <sub>3</sub>
Input capacitance	C <sub>IW</sub>			50	pF	WE
Input capacitance	C <sub>IC</sub>			50	pF	CAS
Output capacitance	C <sub>OUT</sub>			50	pF	D <sub>OUT</sub> (Note 1)

**Note:**

(1)  $\overline{\text{CAS}} = V_{IH}$  to disable D<sub>OUT</sub>

**DC Characteristics**

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = 5 V ± 10%, GND = 0 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	
Input high voltage	V <sub>IH</sub>	2.4		5.5	V	
Input low voltage	V <sub>IL</sub>	-1.0		0.8	V	
Standby current	I <sub>CC2</sub>			20.0	mA	RAS = V <sub>IH</sub> , D <sub>OUT</sub> = High-Z
Input leakage current	I <sub>IL</sub>	-40		40	μA	For A <sub>0</sub> -A <sub>8</sub> , D <sub>IN</sub> , CAS, WE; V <sub>IN</sub> = 0 to 5.5 V; other pins = 0 V
Input leakage current, RAS input	I <sub>IL</sub> (RAS)	-10		10	μA	V <sub>IN</sub> = 0 to 5.5 V; untested RAS pins = V <sub>IH</sub> ; other pins = 0 V
Output leakage current	I <sub>OL</sub>	-40		40	μA	D <sub>OUT</sub> disabled, V <sub>OUT</sub> = 0 to 5.5 V
Output low voltage	V <sub>OL</sub>	0		0.4	V	I <sub>OUT</sub> = 4.2 mA
Output high voltage	V <sub>OH</sub>	2.4		V <sub>CC</sub>	V	I <sub>OUT</sub> = -5 mA

### AC Characteristics

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$

Parameter	Symbol	Limits				Unit	Test Conditions
		MC-411000A1-12		MC-411000A1-15			
		Min	Max	Min	Max		
Operating current, average	$I_{CC1}$		98		85	mA	One $\overline{\text{RAS}}$ input and $\overline{\text{CAS}}$ cycling, $t_{RC} = t_{RC}$ min, other three $\overline{\text{RAS}}$ inputs = $V_{IH}$ (Note 5)
Operating current, refresh mode, average	$I_{CC3}$		80		68	mA	One $\overline{\text{RAS}}$ input cycling, $\overline{\text{CAS}} = V_{IH}$ , $t_{RC} = t_{RC}$ min, other three $\overline{\text{RAS}}$ inputs = $V_{IH}$ (Note 5)
Operating current, page mode, average	$I_{CC4}$		60		50	mA	One $\overline{\text{RAS}}$ input = $V_{IL}$ , $\overline{\text{CAS}}$ cycling, $t_{PC} = t_{PC}$ min, other three $\overline{\text{RAS}}$ inputs = $V_{IH}$ (Note 5)
Operating current, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode, average	$I_{CC5}$		83		71	mA	One $\overline{\text{RAS}}$ input cycling, $\overline{\text{CAS}} = V_{IL}$ , $t_{RC} = t_{RC}$ min, other three $\overline{\text{RAS}}$ inputs = $V_{IH}$ (Note 5)
Random read or write cycle time	$t_{RC}$	220		260		ns	(Note 6)
Read-write cycle time	$t_{RWC}$	265		310		ns	(Note 6)
Page mode cycle time	$t_{PC}$	120		145		ns	(Note 6)
Refresh period	$t_{REF}$		4		4	ms	
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		120		150	ns	(Notes 7, 8)
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		60		75	ns	(Notes 7, 9)
Output buffer turn-off delay	$t_{OFF}$	0	30	0	35	ns	(Note 10)
Transition time (rise and fall)	$t_T$	3	50	3	50	ns	(Note 4)
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	90		100		ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	120	10000	150	10000	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	60		75		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	60	10000	75	10000	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	120		150		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	25	60	25	75	ns	(Note 11)
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	10		10		ns	(Note 12)
$\overline{\text{CAS}}$ precharge time (non-page mode)	$t_{CPN}$	25		25		ns	
$\overline{\text{CAS}}$ precharge time (page mode)	$t_{CP}$	50		60		ns	
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	$t_{RPC}$	0		0		ns	
Row address setup time	$t_{ASR}$	0		0		ns	
Row address hold time	$t_{RAH}$	15		15		ns	
Column address setup time	$t_{ASC}$	0		0		ns	
Column address hold time	$t_{CAH}$	20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	$t_{AR}$	80		100		ns	
Read command setup time	$t_{RCS}$	0		0		ns	
Read command hold time referenced to $\overline{\text{RAS}}$	$t_{RRH}$	20		20		ns	(Note 13)
Read command hold time referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		ns	(Note 13)
Write command hold time	$t_{WCH}$	30		40		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	$t_{WCR}$	90		115		ns	

**AC Characteristics (cont)**

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$


Parameter	Symbol	Limits				Unit	Test Conditions
		MC-411000A1-12		MC-411000A1-15			
		Min	Max	Min	Max		
Write command pulse width	$t_{WP}$	20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	40		45		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	40		45		ns	
Data-in setup time	$t_{DS}$	0		0		ns	(Note 14)
Data-in hold time	$t_{DH}$	30		40		ns	(Note 14)
Data-in hold time referenced to $\overline{\text{RAS}}$	$t_{DHR}$	90		115		ns	
Write command setup time	$t_{WCS}$	0		0		ns	(Note 15)
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	$t_{CWD}$	60		75		ns	(Note 15)
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	$t_{RWD}$	120		150		ns	(Note 15)
$\overline{\text{CAS}}$ setup time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	$t_{CSR}$	10		10		ns	(Note 16)
$\overline{\text{CAS}}$ hold time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	$t_{CHR}$	30		30		ns	(Note 16)

**Note:**


- (1) All voltages referenced to GND.
- (2) An initial pause of 100  $\mu\text{s}$  is required after power-up, followed by any 8  $\overline{\text{RAS}}$  cycles on each  $\overline{\text{RAS}}$  input before proper device operation is achieved.
- (3) AC measurements assume  $t_T = 5$  ns.
- (4)  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- (5)  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ , and  $I_{CC5}$  depend on output loading and cycle rates. Specified values were obtained with the output open.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ( $T_A = 0$  to  $+70^\circ\text{C}$ ) is assured.
- (7) Load = 2 TTL ( $-1$  mA,  $+4$  mA) loads and 100 pF ( $V_{OH} = 2.0$  V,  $V_{OL} = 0.8$  V).
- (8) Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$ . If  $t_{RCD}$  is greater than the maximum recommended value in this table,  $t_{RAC}$  increases by the amount that  $t_{RCD}$  exceeds the value shown.
- (9) Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
- (10)  $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
- (11) Operation within the  $t_{RCD}(\text{max})$  limit assures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only; if  $t_{RCD}$  is greater than  $t_{RCD}(\text{max})$ , access time is controlled exclusively by  $t_{CAC}$ .
- (12) The  $t_{CRP}$  requirement should be applicable for  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles preceded by any cycle.
- (13) Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
- (14) These parameters are referenced to the leading edge of  $\overline{\text{CAS}}$  for early write cycles and to the leading edge of  $\overline{\text{WE}}$  for delayed write or read-modify-write cycles.
- (15)  $t_{WCS}$ ,  $t_{CWD}$ , and  $t_{RWD}$  are restrictive operating parameters in read-write/read-modify-write cycles only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is an early write cycle and the data output will remain open circuit throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{RWD} \geq t_{RWD}(\text{min})$ , the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data out (at access time and until  $\overline{\text{CAS}}$  returns to  $V_{IH}$ ) is indeterminate.
- (16)  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  operation is specified. Refresh operations can be performed on all four  $\mu\text{PD41256Ls}$  simultaneously by the use of  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles or  $\overline{\text{RAS}}$ -only refresh cycles. All other operations require that only one of the  $\overline{\text{RAS}}_0$ - $\overline{\text{RAS}}_3$  inputs is in the active state.

## Timing Waveforms


### Read Cycle




### Read-Write/Read-Modify-Write Cycle



### Write Cycle (Early Write)



### RAS-Only Refresh Cycle




4




### Timing Waveforms (cont)

#### Hidden Refresh Cycle



4

#### CAS Before RAS Refresh Cycle







## DYNAMIC RAMs

5

**Section 5 — Dynamic RAMs**

		<b>Page</b>
<i>μ</i> PD4164	65,536 x 1-Bit Dynamic NMOS RAM .....	5-1
<i>μ</i> PD4265	65,536 x 1-Bit Dynamic CMOS RAM .....	5-5
<i>μ</i> PD41256	262,144 x 1-Bit Dynamic NMOS RAM .....	5-11
<i>μ</i> PD41257	262,144 x 1-Bit Dynamic NMOS RAM .....	5-21
<i>μ</i> PD41416	16,384 x 4-Bit Dynamic NMOS RAM .....	5-29
<i>μ</i> PD41464	65,536 x 4-Bit Dynamic NMOS RAM .....	5-35
<i>μ</i> PD411000	1,048,576 x 1-Bit Dynamic NMOS RAM .....	5-43
<i>μ</i> PD411001	1,048,576 x 1-Bit Dynamic NMOS RAM .....	5-51
<i>μ</i> PD414256	262,144 x 4-Bit Dynamic NMOS RAM .....	5-61

### Description

The NEC μPD4164 is a 65,536-word by 1-bit dynamic N-channel MOS Random-access Memory (RAM) designed to operate from a single +5V power supply. The negative-voltage substrate bias is internally generated providing both automatic and transparent operation.

The μPD4164 utilizes a three-poly, N-channel, silicon-gate process which provides high storage cell density, high performance, and high reliability.

The μPD4164 uses a single transistor dynamic storage cell and advanced dynamic circuitry throughout, including the 512 sense amplifiers, which assure that power dissipation is minimized. Refresh characteristics have been chosen to maximize yield at a low cost to the user while maintaining compatibility between dynamic RAM generations.

The μPD4164 three-state output is controlled by  $\overline{\text{CAS}}$ , independent of  $\overline{\text{RAS}}$ . After a valid read or read-modify-write cycle, data is held on the output by holding  $\overline{\text{CAS}}$  low. The data-out pin is returned to the high impedance state by returning  $\overline{\text{CAS}}$  to a high state. The μPD4164 hidden refresh feature allows  $\overline{\text{CAS}}$  to be held low to maintain output data while  $\overline{\text{RAS}}$  is used to execute  $\overline{\text{RAS}}$ -only refresh cycles.

Refresh is accomplished by performing  $\overline{\text{RAS}}$ -only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128-address combinations of  $A_0$  through  $A_6$  during a 2ms period.


Multiplexed address inputs permit the μPD4164 to be packaged in the standard 16-pin dual-in-line package. The 16-pin package provides the highest system bit densities and is compatible with widely available automated handling equipment.

### Features

- 65,536 x 1-bit organization
- High memory density
- Multiplexed address inputs
- Single +5V power supply
- On-chip substrate bias generator
- Low power dissipation: 27.5mW max (standby) (μPD4164-10); 330mW.(active); 27.5mW (standby)
- Three-state, TTL-compatible, nonlatched output
- Read, write, read-write, read-modify-write,  $\overline{\text{RAS}}$ -only refresh, and page mode capability
- All inputs TTL-compatible, and low input capacitance
- 128 refresh cycles ( $A_0$ – $A_6$  pins for refresh address)
- $\overline{\text{CAS}}$ -controlled output allows hidden refresh
- Available in a plastic 16-pin package
- 4 performance ranges:

Device	Access Time	R/W Cycle	RMW Cycle
μPD4164-10	100ns	200ns	230ns
μPD4164-12	120ns	230ns	245ns
μPD4164-15	150ns	260ns	280ns
μPD4164-20	200ns	330ns	345ns

### Pin Configuration



### Pin Identification

No.	Symbol	Function
1	NC	No connection
2	$D_{IN}$	Data input
3	$\overline{\text{WE}}$	Write enable
4	$\overline{\text{RAS}}$	Row address strobe
5-7, 9-13	$A_0$ – $A_7$	Address inputs
8	$V_{CC}$	+5V power supply
14	$D_{OUT}$	Data output
15	$\overline{\text{CAS}}$	Column address strobe
16	GND	Ground

### Absolute Maximum Ratings\*

Operating Temperature, $T_{OPR}$	0°C to +70°C
Storage Temperature, $T_{STG}$ (Plastic Package)	–55°C to +125°C
Supply Voltages On Any Pin except $V_{CC}$	–1V to +7V <sup>①</sup>
Supply Voltage, $V_{CC}$	–0.5V to +7V <sup>①</sup>
Short-circuit Output Current	50mA
Power Dissipation, $P_D$	1W

Note: <sup>①</sup> Relative to GND.

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

5

**DC Characteristics**

T<sub>A</sub> = 0°C to +70°C ①; V<sub>CC</sub> = +5V ± 10%; GND = 0V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	All voltages referenced to GND
	GND	0	0	0	V	
High-level Input Voltage, (RAS, CAS, WE)	V <sub>IHC</sub>	2.4		5.5	V	
High-level Input Voltage, All Inputs except RAS, CAS, WE	V <sub>IH</sub>	2.4		5.5	V	
Low-level Input Voltage, All Inputs	V <sub>IL</sub>	-1.0		0.8	V	
Operating Current				45		②
Average Power Supply Current RAS, CAS Cycling; t <sub>RC</sub> = t <sub>RC</sub> (min)	I <sub>CC1</sub>			50		
				55		
				60		
Standby Current Power Supply Standby Current (RAS = V <sub>IHC</sub> , D <sub>OUT</sub> = High-impedance)	I <sub>CC2</sub>			5.0	mA	
Refresh Current Average Power Supply Current, Refresh Mode; RAS Cycling, CAS = V <sub>IHC</sub> , t <sub>RC</sub> = t <sub>RC</sub> (min)				35		②
	I <sub>CC3</sub>			40	mA	
				45		
				45		
Page Mode Current Average Power Supply Current, Page Mode Operation RAS = V <sub>IL</sub> ; CAS Cycling t <sub>PC</sub> = t <sub>PC</sub> (min)				35		②
	I <sub>CC4</sub>			40	mA	
				45		
				45		
Input Leakage Current (any input); V <sub>IN</sub> = 0V to +5.5V; All Other Pins Not Under Test = 0V	I <sub>I(L)</sub>	-10		10	μA	
Output Leakage Current D <sub>OUT</sub> is Disabled, V <sub>OUT</sub> = 0V to +5.5V	I <sub>O(L)</sub>	-10		10	μA	
Output Levels High-level Output Voltage (I <sub>OUT</sub> = 5mA)	V <sub>OH</sub>	2.4		V <sub>CC</sub>	V	
Low-level Output Voltage (I <sub>OUT</sub> = 4.2mA)	V <sub>OL</sub>	0		0.4	V	

Notes: ① T<sub>A</sub> is specified here for operation at frequencies to t<sub>RC</sub> ≥ t<sub>RC</sub> (min). Operation at higher cycle rates with reduced ambient temperatures and high power dissipation is permissible, however, provided AC operating parameters are met.  
 ② I<sub>CC1</sub>, I<sub>CC3</sub> and I<sub>CC4</sub> depend on output loading and cycle rates. Specified rates are obtained with the output open.

**Capacitance**

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = +5V ± 10%; GND = 0V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Capacitance (A <sub>0</sub> -A <sub>7</sub> ), D <sub>IN</sub>	C <sub>I1</sub>		5		pF	
Input Capacitance RAS, CAS, WE	C <sub>I2</sub>		8		pF	
Output Capacitance D <sub>(OUT)</sub>	C <sub>O</sub>		7		pF	

**AC Characteristics**

T<sub>A</sub> = 0°C to +70°C ①; V<sub>CC</sub> = +5V ± 10%; GND = 0V ② ③ ④

Parameter	Symbol	Limits								Unit	Notes
		4164-20		4164-15		4164-12		4164-10			
Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	330		260		230		200		ns	⑤
Read-write Cycle Time	t <sub>RWC</sub>	345		280		245		230		ns	⑤
Page Mode Cycle Time	t <sub>PC</sub>	190		145		130		110		ns	⑤
Access Time from RAS	t <sub>RAC</sub>		200		150		120		100	ns	⑥ ⑦
Access Time from CAS	t <sub>CAC</sub>		100		75		60		50	ns	⑦ ⑧
Output Buffer Turn-off Delay	t <sub>OFF</sub>	0	50	0	40	0	35	0	30	ns	⑨
Transition Times (rise and fall)	t <sub>T</sub>	3	50	3	50	3	35	3	35	ns	④
RAS Precharge Time	t <sub>RP</sub>	120		100		90		90		ns	
RAS Pulse Width	t <sub>RAS</sub>	.2	10	.15	10	.12	10	.1	10	μs	
RAS Hold Time	t <sub>RSH</sub>	100		75		60		50		ns	
CAS Pulse Width	t <sub>CAS</sub>	.1	10	.075	10	.06	10	.05	10	μs	
CAS Hold Time	t <sub>CSH</sub>	200		150		120		100		ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	30	100	25	75	25	60	20	50	ns	⑩
CAS to RAS Precharge Time	t <sub>CRP</sub>	0		0		0		0		ns	
CAS Precharge Time	t <sub>CPN</sub>	30		25		25		20		ns	
CAS Precharge Time (for page mode cycle only)	t <sub>CP</sub>	80		60		60		50		ns	
RAS Precharge CAS Hold Time	t <sub>RPC</sub>	0		0		0		0		ns	
Row Address Set-up Time	t <sub>ASR</sub>	0		0		0		0		ns	
Row Address Hold Time	t <sub>RAH</sub>	20		15		15		10		ns	
Column Address Set-up Time	t <sub>ASC</sub>	0		0		0		0		ns	
Column Address Hold Time	t <sub>CAH</sub>	30		25		20		15		ns	
Column Address Hold Time Referenced to RAS	t <sub>AR</sub>	130		100		80		65		ns	
Read Command Set-up Time	t <sub>RCS</sub>	0		0		0		0		ns	
Read Command Hold Time Referenced to RAS	t <sub>RRH</sub>	25		20		20		20		ns	⑪

## AC Characteristics (Cont.)


$T_A = 0^\circ\text{C to } +70^\circ\text{C}$  ①;  $V_{CC} = +5V \pm 10\%$ ;  $GND = 0V$  ② ③ ④

Parameter	Symbol	Limits								Unit	Notes
		4164-20		4164-15		4164-12		4164-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Read Command Hold Time	$t_{RCH}$	0	0	0	0	0	0	0	0	ns	①
Write Command Hold Time	$t_{WCH}$	55	45	35	30	35	30	35	30	ns	
Write Command Hold Time Referenced to RAS	$t_{WCR}$	155	120	95	80	95	80	95	80	ns	
Write Command Pulse Width	$t_{WP}$	55	45	35	30	35	30	35	30	ns	
Write Command to RAS Lead Time	$t_{RWL}$	55	45	40	35	40	35	40	35	ns	
Write Command to CAS Lead Time	$t_{CWL}$	55	45	40	35	40	35	40	35	ns	
Data-in Set-up Time	$t_{DS}$	0	0	0	0	0	0	0	0	ns	⑫
Data-in Hold Time	$t_{DH}$	55	45	35	30	35	30	35	30	ns	⑫
Data-in Hold Time Referenced to RAS	$t_{DHR}$	155	120	95	80	95	80	95	80	ns	
Refresh Period	$t_{REF}$		2		2		2		2	ms	
Write Command Set-up Time	$t_{WCS}$	-10	-10	-10	0	-10	0	-10	0	ns	⑬
CAS to WE Delay	$t_{CWD}$	55	45	40	40	55	45	40	40	ns	⑬
RAS to WE Delay	$t_{RWD}$	130	120	100	90	130	120	100	90	ns	⑬


- Notes:**
- ①  $T_A$  is specified here for operation at frequencies to  $f_{RC} \approx f_{RC}(\text{min})$ . Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met.
  - ② An initial pause of 100 $\mu\text{s}$  is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
  - ③ AC measurements assume  $t_f = 5\text{ns}$ .
  - ④  $V_{IH}(\text{min})$  or  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  or  $V_{IH}$  and  $V_{IL}$ .
  - ⑤ The specifications for  $t_{RC}(\text{min})$  and  $t_{WRC}(\text{min})$  are used only to indicate cycle times at which proper operation over the full temperature range ( $T_A = 0^\circ\text{C to } +70^\circ\text{C}$ ) is assured.
  - ⑥ Assumes that  $t_{RCS} \approx t_{RCD}(\text{max})$ . If  $t_{RCS}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the values shown.
  - ⑦ Measured with a load equivalent to 2 TTL loads and 100pF.
  - ⑧ Assumes that  $t_{RCD} \approx t_{RCD}(\text{max})$ .
  - ⑨  $t_{OFF}(\text{max})$  defines the time at which the output achieves the open-circuit condition and is not referenced to output voltage levels.
  - ⑩ Operation within the  $t_{RCD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, access time is controlled exclusively by  $t_{RAC}$ .
  - ⑪ Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
  - ⑫ These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
  - ⑬  $t_{WCS}$ ,  $t_{CWD}$  and  $t_{RWD}$  are restrictive operating parameters in read-write, and read-modify-write cycles only. If  $t_{WCS} \approx t_{WCS}(\text{min})$ , the cycle is an early write cycle and the data output will remain open circuit throughout the entire cycle. If  $t_{CWD} \approx t_{CWD}(\text{min})$  and  $t_{RWD} \approx t_{RWD}(\text{min})$ , the cycle is a read-write and the data output will contain data read from the selected cell. If neither of the above conditions is met the condition of the data-out (at access time and until CAS goes back to  $V_{IH}$ ) is indeterminate.

## Timing Waveforms


### Read Cycle



### Write Cycle (Early Write)




### Read-Write/Read-Modify-Write Cycles




## Timing Waveforms (Cont.)


### RAS-only Refresh Cycle




### Page Mode Read Cycle



### Hidden Refresh Cycle



### Page Mode Write Cycle



### Description

The NEC μPD4265 is a 65,536-word by 1-bit dynamic CMOS Random Access Memory (RAM) designed to operate from a single +5 V power supply. The negative voltage substrate bias is generated internally providing automatic and transparent operation.

The unique construction of the μPD4265 allows for an extremely low standby power device that incorporates three user-selected, self-refresh standby modes. The device can accomplish RAS-only refresh. Also, by utilizing the pin 1 refresh function, it can perform automatic pulsed refresh or hidden auto pulsed refresh which makes use of the internal refresh address generator.


### Features

- 65,536-word x 1-bit organization
- High memory density: 16-pin plastic DIP
- Single +5V ± 10% power supply
- Control on pin 1 for automatic and self refresh
- Multiplexed address inputs
- Fully TTL-compatible including clocks
- Three-state output
- Read, write, RMW, RAS-only refresh, page mode, latched pulse, pulse and self-refresh capabilities
- CAS-controlled output allows hidden refresh
- 2 performance ranges:

Device	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>	Power
μPD4265C-20	200ns	100ns	335ns	193mW
μPD4265C-25	250ns	125ns	410ns	165mW

- Cycle time: R/W, 335ns min
- Low power dissipation
  - 35mA max (operating)
  - 1.0mA max (standby, RAS = CAS = V<sub>IH</sub>)
  - 0.5mA max (standby, RAS = CAS = V<sub>DD</sub>)
  - 200μA max (self-refresh 1, T<sub>A</sub> = 0°C to +70°C)
  - 100μA max (self-refresh 2, T<sub>A</sub> = 0°C to +45°C)
  - 50μA max (self-refresh 3, T<sub>A</sub> = 0°C to +25°C)
 (According to Figure 1.)
- 128 refresh cycles

### Pin Configuration



### Pin Identification

Pin			Function
No.	Symbol		
1	RFSH		Refresh
2	D <sub>IN</sub>		Data-In
3	WE		Write Enable
4	RAS		Row Address Strobe
5-7, 9-13	A <sub>0</sub> - A <sub>7</sub>		Address Inputs
5-7, 10-13	A <sub>0</sub> - A <sub>6</sub>		Refresh Addresses
8	V <sub>DD</sub>		+5V Power Supply
14	D <sub>OUT</sub>		Data-Out
15	CAS		Column Address Strobe
16	GND		Ground

### Absolute Maximum Ratings\*

Voltage on any Pin Relative to Ground, V <sub>IO</sub>	-1.0V to +7.0V
Operating Temperature, T <sub>OPT</sub> (Ambient)	0°C to +70°C
Storage Temperature, T <sub>STG</sub> (Ambient)	-55°C to +125°C
Short-circuit Output Current, I <sub>OS</sub>	50mA
Power Dissipation, P <sub>D</sub>	1W

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Capacitance

T<sub>A</sub> = 25°C; f = 1MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Address, Data-in	C <sub>11</sub>			5	pF	
RAS, CAS, WE, RFSH	C <sub>12</sub>			8	pF	
Output	C <sub>O</sub>			7	pF	





**DC Characteristics**

T<sub>A</sub> = 0°C to +70°C; V<sub>DD</sub> = 5V ± 10%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply Voltage	V <sub>DD</sub>	4.5	5.0	5.5	V	All Voltages Referenced to Ground
High-level Input Voltage	V <sub>IH</sub>	2.4		5.5	V	
Low-level Input Voltage	V <sub>IL</sub>	-1.0		0.8	V	
V <sub>DD</sub> Supply Current Standby	I <sub>DD2</sub>			1.0	mA	RAS = CAS = V <sub>IH</sub>
Standby (Output-enable)	I <sub>DD5</sub>			1.0	mA	RAS = V <sub>IH</sub>
Standby	I <sub>DD6</sub>		0.5		mA	RAS = CAS = V <sub>DD</sub>
Self-refresh 1 (T <sub>A</sub> = 0°C to +70°C)	I <sub>DD8</sub>		200		μA	RAS = CAS = V <sub>IH</sub> ; WE = V <sub>IH</sub>
Self-refresh 2 (T <sub>A</sub> = 0°C to +45°C)	I <sub>DD9</sub>		100		μA	RAS = CAS = V <sub>IH</sub> ; WE = V <sub>IL</sub>
Self-refresh 3	I <sub>DD10</sub>		①			CAS = GND; RAS = V <sub>IH</sub> ; WE = V <sub>DD</sub> /GND
Input Leakage Current	I <sub>I(L)</sub>	-10		10	μA	
Output Leakage Current	I <sub>O(L)</sub>	-10		10	μA	
Output Low Voltage	V <sub>OL</sub>	0		0.4	V	I <sub>OL</sub> = 4.2mA
Output High Voltage	V <sub>OH</sub>	2.4		V <sub>DD</sub>		I <sub>OH</sub> = -5mA

Note: ① According to Figure 1.

**AC Characteristics**

T<sub>A</sub> = 0°C to +70°C; V<sub>DD</sub> = 5V ± 10%

**Read, Write, RMW, RAS-only Refresh Cycles**

Parameter	Symbol	Limits				Unit	Test Conditions
		4265-20		4265-25			
V <sub>DD</sub> Operating Current	I <sub>DD1</sub>		35		30	mA	
V <sub>DD</sub> RAS-only Refresh Current	I <sub>DD3</sub>		30		25	mA	
V <sub>DD</sub> Page Current	I <sub>DD4</sub>		20		17	mA	
Random Read or Write Cycle Time	t <sub>RC</sub>	335		410		ns	
Read, Write Cycle Time	t <sub>RWC</sub>	370		465		ns	
Access Time from RAS	t <sub>RAC</sub>		200		250	ns	
Access Time from CAS	t <sub>CAC</sub>		100		125	ns	
Output Buffer Turn-off Delay	t <sub>OFF</sub>	0	50	0	60	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	60	ns	
RAS Precharge Time	t <sub>RP</sub>	120		150		ns	
RAS Pulse Width	t <sub>RAS</sub>	200	10000	250	10000	ns	
RAS Hold Time	t <sub>RSH</sub>	100		125		ns	
CAS Pulse Width	t <sub>CAS</sub>	100	10000	125	10000	ns	
CAS Hold Time	t <sub>CSH</sub>	200		250		ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	30	100	35	125	ns	
CAS to RAS Precharge Time	t <sub>CRP</sub>	0		0		ns	
CAS Precharge Time, (Nonpage Cycles)	t <sub>CPN</sub>	30		35		ns	
RAS Precharge CAS Hold Time	t <sub>RPC</sub>	0	0	0		ns	
Row Address Set-up Time	t <sub>ASR</sub>	0	0	0		ns	
Row Address Hold Time	t <sub>RAH</sub>	20		25		ns	
Column Address Set-up Time	t <sub>ASC</sub>	0	0	0		ns	
Column Address Hold Time	t <sub>CAH</sub>	55		65		ns	
Column Address Hold Time Referenced to RAS	t <sub>AR</sub>	155		190		ns	
Read Command Set-up Time	t <sub>RCS</sub>	0	0	0		ns	
Read Command Hold Time Referenced to RAS	t <sub>RRH</sub>	25		30		ns	
Read Command Hold Time Referenced to CAS	t <sub>RCH</sub>	0	0	0		ns	
Write Command Hold Time	t <sub>WCH</sub>	55		65		ns	

**AC Characteristics (Cont.)**

T<sub>A</sub> = 0°C to +70°C; V<sub>DD</sub> = 5V ± 10%

**Read, Write, RMW, RAS-only Refresh Cycles**

Parameter	Symbol	Limits				Unit	Test Conditions
		4265-20		4265-25			
Write Command Hold Time Referenced to RAS	t <sub>WCR</sub>	155		190		ns	
Write Command Pulse Width	t <sub>WCP</sub>	55		65		ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	55		65		ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	55		65		ns	
Data-in Set-up Time	t <sub>DS</sub>	0		0		ns	
Data-in Hold Time	t <sub>DH</sub>	55		65		ns	
Data-in Hold Time Referenced to RAS	t <sub>DHR</sub>	155		190		ns	
Refresh Period	t <sub>REF</sub>		2		2	ns	
WE Command Set-up Time	t <sub>WCS</sub>	-10		-10		ns	
CAS to WE Delay	t <sub>CWD</sub>	80		100		ns	
RAS to WE Delay	t <sub>RWD</sub>	180		235		ns	

**Page Mode Cycle**

Parameter	Symbol	Limits				Unit	Test Conditions
		4265-20		4265-25			
Read or Write Cycle Time	t <sub>PC</sub>	190		260		ns	
Read Modify Write Cycle Time	t <sub>CPM</sub>	230		260		ns	
CAS Precharge Time	t <sub>CP</sub>	80		100		ns	
RAS Pulse Width	t <sub>RPM</sub>	200	10000	250	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	100	10000	125	10000	ns	

**Pulse Refresh Cycle (Latched Pulse Refresh)**


Parameter	Symbol	Limits				Unit	Test Conditions
		4265-20		4265-25			
V <sub>DD</sub> Pulse Refresh Current	I <sub>DD7</sub>		25		20	mA	
Pulse Refresh Cycle Time	t <sub>FC</sub>	335		410		ns	
RAS to RFSH Delay	t <sub>RFD</sub>	120		150		ns	
RFSH Pulse Width	t <sub>FAS</sub>	80	1000	80	1000	ns	
RFSH Precharge Time	t <sub>FPP</sub>	120		120		ns	
RFSH to RAS Delay	t <sub>FSR</sub>	30		30		ns	
RFSH before RAS Set-up Time	t <sub>FBR</sub>	365		445		ns	
RAS to RFSH Delay (Latched Pulse)	t <sub>FRD</sub>	80		80		ns	
RAS to RFSH Set-up (Latched Pulse)	t <sub>FRS</sub>	455		560		ns	

**Self-refresh Cycle**

Parameter	Symbol	Limits				Unit	Test Conditions
		4265-20		4265-25			
RAS to RFSH Delay	t <sub>RFD</sub>	120		150		ns	
RFSH Pulse Width	t <sub>FAS</sub>	8000		8000		ns	
RFSH to RAS Delay	t <sub>FRS</sub>	365		445		ns	
RAS Hold Time	t <sub>FRH</sub>	8000		8000		ns	
RAS to RFSH Set-up Time	t <sub>FRS</sub>	0		0		ns	
RFSH to CAS Delay	t <sub>FCD</sub>	0	1000	0	1000	ns	
RFSH to WE Delay	t <sub>FWD</sub>	0	1000	0	1000	ns	
RFSH to CAS Set-up Time	t <sub>FCS</sub>	0		0		ns	
RFSH to WE Set-up Time	t <sub>FWS</sub>	0		0		ns	
CAS to WE Set-up Time	t <sub>FWCS</sub>	0		0		ns	
WE Pulse Width	t <sub>FWP</sub>	1		1		μs	
WE Pulse Cycle Time	t <sub>FWC</sub>		①		①	μs	

Note: ① According to Figure 1.


Figure 1.  $I_{DD10}$  vs.  $t_{FWC}$  vs.  $T_A$




5

**Timing Waveforms**


**Read Cycle**




**RAS-only Refresh Cycle**




**Write Cycle (Early Write)**




**Page Mode Read Cycle**




**Page Mode Write Cycle (Early Write)**



**Read-Write/Read-Modify-Write Cycles**



**Page Mode Read-Write/Read-Modify-Write Cycles**







### Description

The  $\mu$ PD41256 is a 262,144-word by 1-bit dynamic N-channel MOS RAM designed to operate from a single +5V power supply. The negative voltage substrate bias is automatically generated internally.

The  $\mu$ PD41256 offers a direct upgrade from the 64K  $\mu$ PD4164 achieving a four-fold increase in bit density at the board level.

The  $\mu$ PD41256 utilizes double poly layer N-channel silicon-gate processing which provides for high storage cell density, high performance, and high reliability.

The  $\mu$ PD41256 utilizes a single transistor dynamic storage cell and advanced dynamic circuitry throughout, including the 1024 sense amplifiers, which ensures that power dissipation is minimized.

The three-state output is controlled by  $\overline{\text{CAS}}$  independent of  $\overline{\text{RAS}}$ . After a valid read or read-modify-write cycle, data is held on the output by holding  $\overline{\text{CAS}}$  low. The data output then is returned to the high impedance state by returning the  $\overline{\text{CAS}}$  to the high state. The  $\mu$ PD41256 hidden refresh feature allows  $\overline{\text{CAS}}$  to be held low to maintain output data while  $\overline{\text{RAS}}$  is used to execute  $\overline{\text{RAS}}$ -only refresh cycles.

Refresh is accomplished by performing  $\overline{\text{RAS}}$ -only refresh cycles, hidden refresh cycles,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles, or normal read or write cycles on the 256 address combinations of  $A_0$ - $A_7$ , during a 4 ms period.

### Features


- 262,144 x 1-bit organization
- High density packaging: DIP, PLCC, ZIP
- Multiplexed address inputs
- Single +5V,  $\pm 10\%$  power supply
- On-chip substrate bias generator
- Low power dissipation: 28 mW standby (max)
- Nonlatched output is three-state, TTL-compatible
- All inputs TTL-compatible, and low input capacitance
- 256 refresh cycles ( $A_0$ - $A_7$  pins for refresh address)
- Page mode operation
- $\overline{\text{RAS}}$ -only refresh, hidden refresh, and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles (see Note 16)

### Performance Ranges


Device	Access Time (Max)	R/W Cycle (Min)	RMW Cycle (Min)
$\mu$ PD41256-12	120 ns	220 ns	265 ns
$\mu$ PD41256-15	150 ns	260 ns	310 ns
$\mu$ PD41256-20	200 ns	330 ns	390 ns

### Pin Configurations


#### 16-Pin Plastic DIP



#### 18-Pin Plastic Leaded Chip Carrier (PLCC)



#### 16-Pin Plastic Zig-Zag Inline Package (ZIP)



### Pin Identification

#### Plastic DIP

No.	Symbol	Function
1, 5-7, 9-13	A <sub>0</sub> -A <sub>8</sub>	Address inputs
2	D <sub>IN</sub>	Data input
3	$\overline{WE}$	Write enable input
4	$\overline{RAS}$	Row address strobe
8	V <sub>CC</sub>	+5 V power supply input
14	D <sub>OUT</sub>	Data output
15	$\overline{CAS}$	Column address strobe input
16	GND	Ground


#### Plastic ZIP

No.	Symbol	Function
1, 5, 9-11, 13-16	A <sub>0</sub> -A <sub>8</sub>	Address inputs
2	D <sub>OUT</sub>	Data output
3	$\overline{CAS}$	Column address strobe input
4	GND	Ground
6	D <sub>IN</sub>	Data input
7	$\overline{WE}$	Write enable input
8	$\overline{RAS}$	Row address strobe
12	V <sub>CC</sub>	+5 V power supply input

#### Plastic PLCC

No.	Symbol	Function
1, 6-8, 10-13, 15	A <sub>0</sub> -A <sub>8</sub>	Address inputs
2	D <sub>IN</sub>	Data input
3	$\overline{WE}$	Write enable input
4	$\overline{RAS}$	Row address strobe
5, 14	NC	No connection
9	V <sub>CC</sub>	+5 V power supply input
16	D <sub>OUT</sub>	Data output
17	$\overline{CAS}$	Column address strobe input
18	GND	Ground

### Block Diagram



83-001877B

## Absolute Maximum Ratings

Power supply voltage, $V_{CC}$	-1.0 V to +7.0 V
Operating temperature, $T_A$ (ambient)	0 to 70°C
Storage temperature, $T_{STG}$	-55 to 150°C
Power dissipation, $P_D$	1 W
Short-circuit output current, $I_{OS}$	50 mA

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $GND = 0\text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Standby supply current	$I_{CC2}$			5.0	mA	$\overline{RAS} = V_{IH}$ , $D_{OUT} = \text{High}$ impedance
Input leakage current	$I_{I(L)}$	-10		10	μA	$V_{IN} = 0\text{ V}$ to 5.5 V, all other pins not under test = 0 V
Output leakage current	$I_{O(L)}$	-10		10	μA	$D_{OUT}$ is disabled, $V_{OUT} = 0\text{ V}$ to 5.5 V
Output voltage low	$V_{OL}$	0		0.4	V	$I_{OUT} = 4.2\text{ mA}$
Output voltage high	$V_{OH}$	2.4		$V_{CC}$	V	$I_{OUT} = -5\text{ mA}$
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	
Supply voltage	GND	0	0	0	V	
Input voltage low	$V_{IL}$	-1.0		0.8	V	
Input voltage high	$V_{IH}$	2.4		5.5	V	

## Capacitance

$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f = 1.0\text{ MHz}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{I1}$			5	pF	$A_0$ - $A_8$ , $D_{IN}$
Input capacitance	$C_{I2}$			8	pF	$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$
Output capacitance	$C_{OUT}$			7	pF	$D_{OUT}$



**AC Characteristics (Notes 2, 3, 4)**0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5 V ± 10% (Note 1)

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD41256 -12		μPD41256 -15		μPD41256 -20			
		Min	Max	Min	Max	Min	Max		
Operating supply current, average	I <sub>CC1</sub>		83		70		60	mA	RAS, CAS cycling, t <sub>RC</sub> = t <sub>RC</sub> min, (Note 5)
Operating supply current, refresh mode, average	I <sub>CC3</sub>		65		55		50	mA	RAS cycling, CAS = V <sub>IH</sub> , t <sub>RC</sub> = t <sub>RC</sub> min, (Note 5)
Operating supply current, page mode operation, average	I <sub>CC4</sub>		60		55		50	mA	RAS = V <sub>IL</sub> , CAS cycling, t <sub>PC</sub> = t <sub>PC</sub> min, (Note 5)
Random read or write cycle time	t <sub>RC</sub>	220		260		330		ns	(Note 6)
Read-write cycle time	t <sub>RWC</sub>	265		310		390		ns	(Note 6)
Page mode cycle time	t <sub>PC</sub>	120		145		190		ns	(Note 6)
Access time from RAS	t <sub>RAC</sub>		120		150		200	ns	(Notes 7, 8)
Access time from CAS	t <sub>CAC</sub>		60		75		100	ns	(Notes 7, 9)
Output buffer turn-off delay	t <sub>OFF</sub>	0	30	0	35	0	45	ns	(Note 10)
Transition time, rise and fall	t <sub>T</sub>	3	50	3	50	3	50	ns	(Note 4)
RAS precharge time	t <sub>RP</sub>	90		100		120		ns	
RAS pulse width	t <sub>RAS</sub>	120	10,000	150	10,000	200	10,000	ns	
RAS hold time	t <sub>RSH</sub>	60		75		100		ns	
CAS pulse width	t <sub>CAS</sub>	60	10,000	75	10,000	100	10,000	ns	
CAS hold time	t <sub>CSH</sub>	120		150		200		ns	
RAS to CAS delay time	t <sub>RCD</sub>	25	60	25	75	30	100	ns	(Note 11)
CAS to RAS precharge time	t <sub>CRP</sub>	10		10		10		ns	(Note 12)
CAS precharge time, non-page cycle	t <sub>CPN</sub>	25		25		30		ns	
CAS precharge time, page cycle	t <sub>CP</sub>	50		60		80		ns	
RAS precharge CAS hold time	t <sub>RPC</sub>	0		0		0		ns	
ROW address setup time	t <sub>ASR</sub>	0		0		0		ns	
ROW address hold time	t <sub>RAH</sub>	15		15		20		ns	
Column address setup time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	20		25		30		ns	
Column address hold time referenced to RAS	t <sub>AR</sub>	80		100		130		ns	
Read command setup time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time referenced to RAS	t <sub>RAH</sub>	20		20		25		ns	(Note 13)
Read command hold time referenced to CAS	t <sub>RCH</sub>	0		0		0		ns	(Note 13)
Write command hold time	t <sub>WCH</sub>	30		40		50		ns	
Write command hold time referenced to RAS	t <sub>WCR</sub>	90		115		150		ns	
Write command pulse width	t <sub>WP</sub>	20		25		30		ns	

## AC Characteristics (Notes 2, 3, 4) (cont)

0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5V ± 10% (Note 1)


Parameter	Symbol	Limits						Unit	Test Conditions
		μPD41256 -12		μPD41256 -15		μPD41256 -20			
		Min	Max	Min	Max	Min	Max		
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	40		45		55		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	40		45		55		ns	
Data-in setup time	t <sub>DS</sub>	0		0		0		ns	(Note 14)
Data-in hold time	t <sub>DH</sub>	30		40		50		ns	(Note 14)
Data-in hold time referenced to $\overline{\text{RAS}}$	t <sub>DHR</sub>	90		115		150		ns	
Refresh period	t <sub>REF</sub>		4		4		4	ms	
$\overline{\text{WE}}$ command setup time	t <sub>WCS</sub>	0		0		0		ns	(Note 15)
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	t <sub>CWD</sub>	60		75		100		ns	(Note 15)
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	t <sub>RWD</sub>	120		150		200		ns	(Note 15)
$\overline{\text{CAS}}$ set-up time for CBR refresh	t <sub>CSR</sub>	10		10		10		ns	(Note 16)
$\overline{\text{CAS}}$ hold time for CBR refresh	t <sub>CHR</sub>	30		30		35		ns	(Note 16)

### Notes:

- (1) All voltages referenced to GND.
- (2) An initial pause of 100 μs is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved.
- (3) AC measurements assume t<sub>T</sub> = 5 ns.
- (4) V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- (5) I<sub>CC1</sub>, I<sub>CC3</sub> and I<sub>CC4</sub> depend on output loading and cycle rates. Specified values are obtained with the output open.
- (6) The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (T<sub>A</sub> = 0°C to 70°C) is assured.
- (7) Load = 2 TTL loads and 100 pF.
- (8) Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds the value shown.
- (9) Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max).
- (10) t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
- (11) Operation within the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- (12) t<sub>CRP</sub> requirement should be applicable for RAS/CAS cycles preceded by any cycle.
- (13) Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- (14) These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{WE}}$  leading edge in delayed Write or Read-Modify-Write cycles.
- (15) t<sub>WCS</sub>, t<sub>CWD</sub>, and t<sub>RWD</sub> are restrictive operating parameters in Read-Write and Read-Modify-Write cycles only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data output will remain open circuit throughout the entire cycle. If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), the cycle is a Read-Write and the data output will contain data read from the selected cell. If neither of the above conditions are met, the condition of the data out (at access time and until  $\overline{\text{CAS}}$  goes back to V<sub>IH</sub>) is indeterminate.
- (16) P process code products do not have the  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh feature. DIP products with process codes L or F and PLCC products with process code E have the CBR feature. On DIP products with process code P, the external address inputs are required in Hidden Refresh cycles and the address timing must satisfy t<sub>ASR</sub> and t<sub>RAH</sub>, which are specified with respect to the  $\overline{\text{RAS}}$  falling edge.


**Timing Waveforms**

**Read Cycle**




83-001657A

**Read-Write/Read-Modify-Write Cycle**




83-001658A

**Write Cycle (Early Write)**



83-001658A


**"RAS-Only" Refresh Cycle**



83-001660A


## Timing Waveforms (cont)

### Page Mode Read Cycle




83-00661B

### Page Mode Write Cycle (Early Write)



83-00662B


### Hidden Refresh Cycle (Process Code P) (Note 16)



83-00663B


Timing Waveforms (cont)

Page Mode Read-Write/Read-Modify-Write Cycle



83-006648


Hidden Refresh Cycle (Process Code L, F, E) (Note 16)



83-001978B

## Timing Waveforms (cont)

$\overline{\text{CAS}}$  Before  $\overline{\text{RAS}}$  Refresh Cycle (Process Code L, F, E) (Note 16)





### Description

The NEC μPD41257 is a 262,144-word by 1-bit dynamic N-channel MOS random-access memory (RAM) designed to operate from a single +5 V power supply. The negative voltage substrate bias is automatically generated internally.

The μPD41257 utilizes double polylayer N-channel silicon gate processing which provides for high storage cell density, high performance, and high reliability.

The device also utilizes a single transistor dynamic storage cell and advanced dynamic circuitry throughout, including the 1024 sense amplifiers, which ensures that power dissipation is minimized.

The three-state output is controlled by  $\overline{\text{CAS}}$  independently of  $\overline{\text{RAS}}$ . The device is capable of nibble mode operation on either read or write cycles by cycling  $\overline{\text{CAS}}$ .

Refresh is accomplished by utilizing a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycle that will enable the internal generation of the refresh address. Refresh can also be accomplished using  $\overline{\text{RAS}}$ -only refresh, hidden refresh, or normal read or write cycles on the 256 address combinations of A<sub>0</sub>-A<sub>7</sub>, during a 4 ms period.

### Features


- 262,144-word x 1-bit organization
- High density plastic DIP and PLCC packaging
- Multiplexed address inputs
- Single +5 V ± 10% power supply
- Nibble mode on read or write or read-modify-write cycles
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  internal address refresh mode
- Low power dissipation:
  - 28 mW max (standby)
  - 385 mW max (active,  $t_{\text{RC}} = 270$  ns)
- Non-latched output, three-state, TTL-compatible
- All inputs TTL-compatible, and low input capacitance
- 256-cycle, 4 ms refresh (A<sub>0</sub>-A<sub>7</sub> pins for refresh address)

### Performance Ranges


Device	Access Time	R/W Cycle	RMW Cycle
μPD41257-15	150 ns	270 ns	310 ns
μPD41257-20	200 ns	335 ns	390 ns

### Pin Configurations

#### Plastic DIP



#### Plastic Leaded Chip Carrier (PLCC)



### Pin Identification

#### Plastic DIP

No.	Symbol	Function
1, 5-7, 9-13	A <sub>0</sub> -A <sub>8</sub>	Address inputs
2	D <sub>IN</sub>	Data input
3	$\overline{\text{WE}}$	Write enable
4	$\overline{\text{RAS}}$	Row address strobe
8	V <sub>CC</sub>	Power supply (+5.0 V)
14	D <sub>OUT</sub>	Data output
15	$\overline{\text{CAS}}$	Column address strobe
16	V <sub>SS</sub>	Ground



**Pin Identification (cont)**

**PLCC**

No.	Symbol	Function
1, 6-8, 10-13, 15	A <sub>0</sub> -A <sub>8</sub>	Address inputs
2	D <sub>IN</sub>	Data input
3	WE	Write enable
4	RAS	Row address strobe
5, 14	NC	No connection
9	V <sub>CC</sub>	Power supply (+5.0 V)
16	D <sub>OUT</sub>	Data output
17	CAS	Column address strobe
18	V <sub>SS</sub>	Ground

**Absolute Maximum Ratings**

Voltage on any pin relative to V <sub>SS</sub>	-1.0 to +7.0 V
Operating temperature, T <sub>A</sub>	0 to +70°C
Storage temperature, T <sub>STG</sub>	-55 to +150°C
Short-circuit output current	50 mA
Power Dissipation, P <sub>D</sub>	1 W


**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = +5.0 V ±10%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	C <sub>I1</sub>			5	pF	A <sub>0</sub> -A <sub>8</sub> , D <sub>IN</sub>
Input capacitance	C <sub>I2</sub>			8	pF	RAS, CAS, WE
Output capacitance	C <sub>O</sub>			7	pF	D <sub>OUT</sub>

**Block Diagram**



## DC Characteristics

$T_A = 0 \text{ to } +70^\circ\text{C}$ ;  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ;  $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Power supply standby current	$I_{CC2}$			5	mA	$\overline{\text{RAS}} = V_{IH}$ , $D_{OUT} = \text{high impedance}$
Input leakage current	$I_{I(L)}$	-10		10	μA	Any input $V_{IN} = 0 \text{ V to } V_{CC}$ , all other pins not under test = 0 V
Output leakage current	$I_{O(L)}$	-10		10	μA	$D_{OUT}$ is disabled, $V_{OUT} = 0 \text{ to } 5.5 \text{ V}$
Output high (logic 1) voltage	$V_{OH}$	2.4		$V_{CC}$	V	$I_{OUT} = -5 \text{ mA}$
Output low (logic 0) voltage	$V_{OL}$	0		0.4	V	$I_{OUT} = 4.2 \text{ mA}$
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	
	$V_{SS}$	0	0	0	V	
Input high (logic 1) voltage, all inputs	$V_{IH}$	2.4		5.5	V	
Input low (logic 0) voltage, all inputs	$V_{IL}$	-1.0		0.8	V	

## AC Characteristics

$T_A = 0 \text{ to } +70^\circ\text{C}$ ;  $V_{CC} = 5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Limits				Unit	Test Conditions
		μPD41257-15		μPD41257-20			
		Min	Max	Min	Max		
<b>Standard Operation</b>							
Average power supply operating current	$I_{CC1}$		70		60	mA	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ cycling, $t_{RC} = t_{RC \text{ min}}$ (Note 5)
Average power supply current, refresh mode	$I_{CC3}$		60		55	mA	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IH}$ , $t_{RC} = t_{RC \text{ min}}$ (Note 5)
Random read or write cycle time	$t_{RC}$	270		335		ns	(Note 6)
Read-write cycle time	$t_{RWC}$	310		390		ns	(Note 6)
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		150		200	ns	(Notes 7, 8)
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		75		100	ns	(Notes 7, 9)
Output buffer turn-off delay	$t_{OFF}$	0	40	0	50	ns	(Note 10)
Transition time (rise and fall)	$t_T$	3	35	3	50	ns	(Note 4)
RAS precharge time	$t_{RP}$	100		120		ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	150	10,000	200	10,000	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	75		100		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	75	10,000	100	10,000	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	150		200		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	30	75	35	100	ns	(Note 11)
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	0		0		ns	(Note 12)
$\overline{\text{CAS}}$ precharge time	$t_{CPN}$	30		35		ns	
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	$t_{RPC}$	0		0		ns	
Row address set-up time	$t_{ASR}$	0		0		ns	

**AC Characteristics (cont)**

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$

Parameter	Symbol	Limits				Unit	Test Conditions
		μPD41257-15		μPD41257-20			
		Min	Max	Min	Max		
Row address hold time	$t_{RAH}$	20		25		ns	
Column address set-up time	$t_{ASC}$	0		0		ns	
Column address hold time	$t_{CAH}$	45		55		ns	
Column address hold time referenced to RAS	$t_{AR}$	120		155		ns	
Read command set-up time	$t_{RCS}$	0		0		ns	
Read command hold time referenced to RAS	$t_{RRH}$	20		25		ns	(Note 13)
Read command hold time referenced to CAS	$t_{RCH}$	0		0		ns	(Note 13)
Write command hold time	$t_{WCH}$	45		55		ns	
Write command hold time referenced to RAS	$t_{WCR}$	120		155		ns	
Write command pulse width	$t_{WP}$	45		55		ns	
Write command to RAS lead time	$t_{RWL}$	45		55		ns	
Write command to CAS lead time	$t_{CWL}$	45		55		ns	
Data-in set-up time	$t_{DS}$	0		0		ns	(Note 14)
Data-in hold time	$t_{DH}$	45		55		ns	(Note 14)
Data-in hold time referenced to RAS	$t_{DHR}$	120		155		ns	
Refresh period	$t_{REF}$		4		4	ms	
WE command set-up time	$t_{WCS}$	0		0		ns	(Note 15)
CAS to WE delay	$t_{CWD}$	75		100		ns	(Note 15)
RAS to WE delay	$t_{RWD}$	150		200		ns	(Note 15)
<b>Nibble Mode Operation</b>							
Average power supply current, nibble mode operation	$I_{CC6}$		27		27	mA	$\overline{RAS} = V_{IL}$ , $\overline{CAS}$ cycling, $t_{NC} = t_{NC\ min}$ (Note 5)
Nibble mode cycle time	$t_{NC}$	70		100		ns	(Note 6)
Nibble mode access time	$t_{NAC}$		35		50	ns	(Note 7)
Nibble mode precharge time	$t_{NP}$	25		40		ns	
Nibble mode $\overline{WE}$ pulse width	$t_{NWP}$	30		40		ns	
Nibble mode $\overline{CAS}$ pulse width	$t_{NAS}$	35		50		ns	

## AC Characteristics (cont)

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$


Parameter	Symbol	Limits				Unit	Test Conditions
		μPD41257-15		μPD41257-20			
		Min	Max	Min	Max		
Nibble mode RAS hold time	$t_{NRSH}$	35		50		ns	
Nibble mode CAS to $\overline{WE}$ delay	$t_{NCWD}$	35		50		ns	
Nibble mode $\overline{WE}$ to CAS lead time	$t_{NCWL}$	35		50		ns	
<b>CAS Before RAS Refresh Operation</b>							
Average power supply current, CAS before RAS refresh mode	$I_{CC4}$		60		55	mA	RAS cycling, $\overline{CAS} = V_{IL}$ , $t_{RC} = t_{RC\ min}$ (Note 5)
CAS set-up time for CAS before RAS refresh	$t_{CSR}$	10		10		ns	
CAS hold time for CAS before RAS refresh	$t_{CHR}$	30		30		ns	

### Note:


- (1) An initial pause of 100 μs is required after power-up, followed by any 8  $\overline{RAS}$  cycles before proper device operation is achieved.
- (2) AC measurements assume  $t_T = 5$  ns.
- (3)  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- (4) All voltages referenced to  $V_{SS}$ .
- (5)  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ , and  $I_{CC6}$  depend on output loading and cycle rates. Specified values are obtained with the output open.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ( $T_A = 0$  to  $+70^\circ\text{C}$ ) is assured.
- (7) Load = 2 TTL loads and 100 pF.
- (8) Assumes that  $t_{RCD} \leq t_{RCD\ (max)}$ . If  $t_{RCD}$  is greater than the maximum recommended value in this table,  $t_{RAC}$  increases by the amount that  $t_{RCD}$  exceeds the value shown.
- (9) Assumes that  $t_{RCD} \geq t_{RCD\ (max)}$ .
- (10)  $t_{OFF}$  (max) defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
- (11) Operation within the  $t_{RCD}$  (max) limit assures that  $t_{RAC}$  (max) can be met.  $t_{RCD}$  (max) is specified as a reference point only; if  $t_{RCD}$  is greater than  $t_{RCD}$  (max), access time is controlled exclusively by  $t_{CAC}$ .
- (12) The  $t_{CRP}$  requirement should be applicable for  $\overline{RAS}/\overline{CAS}$  cycles preceded by any cycle.
- (13) Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
- (14) These parameters are referenced to the leading edge of  $\overline{CAS}$  for early write cycles and to the leading edge of  $\overline{WE}$  for delayed write or read-modify-write cycles.
- (15)  $t_{WCS}$ ,  $t_{CWD}$ , and  $t_{RWD}$  are restrictive operating parameters in read-write/read-modify-write cycles only. If  $t_{WCS} \geq t_{WCS}$  (min), the cycle is an early write cycle and the data output pin will remain open circuit throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}$  (min) and  $t_{RWD} \geq t_{RWD}$  (min), the cycle is a read-write cycle and the data output pin will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data output pins (at access time and until  $\overline{CAS}$  returns to  $V_{IH}$ ) is indeterminate.

**Timing Waveforms**


**Read Cycle**




**RAS-Only Refresh Cycle**




**Write Cycle (Early Write)**




**Nibble Mode Read Cycle**



**Nibble Mode Write Cycle**




**Read-Write/Read-Modify-Write Cycles**




## Timing Waveforms (cont)


### Nibble Mode Read-Modify-Write Cycle



### CAS Before RAS Refresh Cycle



### Hidden Refresh Cycle





## Description

The μPD41416 is a 16,384-word by 4-bit dynamic N-channel MOS RAM designed to operate from a single +5V power supply. The negative voltage substrate bias is internally generated; its operation is both automatic and transparent. The μPD41416 utilizes a double-polylayer, N-channel, silicon gate process which provides high storage cell density, high performance, and high reliability.

The μPD41416 uses a single transistor dynamic storage cell and advanced dynamic circuitry throughout, ensuring minimum power dissipation. Refresh is accomplished by performing RAS-only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of A<sub>0</sub>-A<sub>6</sub> during the refresh period of 2 milliseconds.

Multiplexed address inputs permit the μPD41416 to be packaged in a standard 18-pin dual-in-line package for high system bit density.


## Features

- 16,384-word × 4-bit organization
- Single +5V power supply ±10%
- Standard 18-pin plastic package
- CAS, OE or early write mode to control D<sub>OUT</sub> buffer impedance
- Low power dissipation,
  - Active (t<sub>RC</sub> = min): 303 mW
  - Standby: 28 mW
- Read, write, read-write, read-modify-write.  $\overline{\text{RAS}}$ -only refresh, hidden refresh, and page mode capabilities
- 128 refresh cycles during 2 ms period

## Performance Ranges

Device	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>OEA</sub>
μPD41416-12	120 ns	60 ns	30 ns
μPD41416-15	150 ns	75 ns	40 ns
μPD41416-20	200 ns	100 ns	50 ns

## Pin Configuration




## Pin Identification

No.	Symbol	Function
1	$\overline{\text{OE}}$	Output enable
2-3, 15, 17	I/O <sub>1</sub> -I/O <sub>4</sub>	Data input/output
4	$\overline{\text{WE}}$	Write enable
5	$\overline{\text{RAS}}$	Row address strobe
6-8, 10-14	A <sub>0</sub> -A <sub>7</sub>	Address inputs: A <sub>0</sub> -A <sub>5</sub> = Column address inputs A <sub>0</sub> -A <sub>6</sub> = Refresh address A <sub>0</sub> -A <sub>7</sub> = Row address inputs
9	V <sub>CC</sub>	+5 V power supply
16	$\overline{\text{CAS}}$	Column address strobe
18	GND	Ground



**Block Diagram**



83-001776B

**Absolute Maximum Ratings**

Voltage on any pin relative to GND	-1.0 V to +7.0 V
Storage temperature, T <sub>STG</sub>	-55°C to 125°C
Short-circuit output current, I <sub>OS</sub>	50 mA
Power dissipation, P <sub>D</sub>	1.0 W

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = 5.0 V ±10%; f = 1.0 MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance, address inputs	C <sub>I1</sub>			5	pF	
Input capacitance, strobe inputs	C <sub>I2</sub>			8	pF	
Input/output capacitance, data ports	C <sub>I/O</sub>			7	pF	

**DC Characteristics**

T<sub>A</sub> = 0°C to +70°C

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage, high	V <sub>CC</sub>	4.5	5.0	5.5	V	
Supply voltage, low	GND	0	0	0	V	
Standby supply current	I <sub>CC2</sub>			5.0	mA	RAS = V <sub>IH</sub> , DO <sub>UT</sub> = High impedance
Input leakage current	I <sub>I(L)</sub>	-10		10	μA	0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> , all other pins not under test = 0 V
Output leakage current	I <sub>O(L)</sub>	-10		10	μA	DO <sub>UT</sub> is disabled, 0 V ≤ V <sub>O</sub> ≤ +5.5 V
Output voltage, low	V <sub>OL</sub>	0		0.4	V	I <sub>O</sub> UT = 4.2 mA
Output voltage, high	V <sub>OH</sub>	2.4			V	I <sub>O</sub> UT = -2 mA
Input voltage, low	V <sub>IL</sub>	-1.0		0.8	V	
Input voltage, high	V <sub>IH</sub>	2.4		5.5	V	

## AC Characteristics (Notes 2, 3, 4)

$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$  (Note 1)

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD41416-12		μPD41416-15		μPD41416-20			
		Min	Max	Min	Max	Min	Max		
Operating supply current, average	$I_{CC1}$		55		50		45	mA	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ cycling, $t_{RC} = t_{RC} \text{ min.}$ (Note 5)
Operating supply current, refresh mode, average	$I_{CC3}$		45		40		35	mA	$\overline{\text{RAS}}$ cycling, $\text{CAS} = V_{IH}$ , $t_{PC} = t_{RC} \text{ min.}$ (Note 5)
Operating supply current, page mode operation, average	$I_{CC4}$		45		40		35	mA	$\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ cycling, $t_{PC} = t_{PC} \text{ min.}$ (Note 5)
Random read or write cycle time	$t_{RC}$	220		260		330		ns	(Note 6)
Read-write cycle time	$t_{RWC}$	300		355		445		ns	(Note 6)
Page mode cycle time	$t_{PC}$	120		145		180		ns	(Note 6)
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		120		150		200	ns	(Notes 7, 8)
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		60		75		100	ns	(Notes 7, 9)
Output turn-off delay from $\overline{\text{CAS}}$	$t_{OFF}$	0	30	0	40	0	50	ns	(Note 10)
Transition time, rise and fall	$t_T$	3	50	3	50	3	50	ns	(Note 4)
$\overline{\text{RAS}}$ precharge time	$t_{RP}$		90		100		120	ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	120	10,000	150	10,000	200	10,000	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	60		75		100		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	60	10,000	75	10,000	100	10,000	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	120		150		200		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	25	60	25	75	30	100	ns	(Note 11)
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	0		0		0		ns	(Note 12)
$\overline{\text{CAS}}$ precharge time, non-page cycle	$t_{CPN}$	25		25		30		ns	
$\overline{\text{CAS}}$ precharge time, page cycle	$t_{CP}$	50		60		70		ns	
$\overline{\text{RAS}}$ precharge, $\overline{\text{CAS}}$ hold time	$t_{RPC}$	0		0		0		ns	
Row address setup time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	15		15		20		ns	
Column address setup time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	20		25		30		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	$t_{AR}$	80		100		130		ns	
Read command setup time	$t_{RCS}$	0		0		0		ns	
Read command hold time referenced to $\overline{\text{RAS}}$	$t_{RRH}$	20		20		20		ns	(Note 13)
Read command hold time referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		ns	(Note 13)
Write command hold time	$t_{WCH}$	35		45		55		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	$t_{WCR}$	95		120		155		ns	
Write command pulse width	$t_{WP}$	35		45		55		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	40		45		55		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	40		45		55		ns	
Data-in setup time	$t_{DS}$	0		0		0		ns	(Note 14)

**AC Characteristics (Notes 2, 3, 4) (cont)**

$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$  (Note 1)

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD41416-12		μPD41416-15		μPD41416-20			
		Min	Max	Min	Max	Min	Max		
Data-in hold time	$t_{DH}$	35		45		55		ns	(Note 14)
Data-in hold time referenced to $\overline{\text{RAS}}$	$t_{DHR}$	95		120		155		ns	
Refresh period	$t_{REF}$		2		2		2	ms	
$\overline{\text{WE}}$ command setup time	$t_{WCS}$	0		0		0		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	$t_{CWD}$	95		120		155		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	$t_{RWD}$	155		195		255		ns	
Access time from $\overline{\text{OE}}$	$t_{OEA}$	30		40		50		ns	
Data delay time	$t_{OED}$	30		40		50		ns	
$\overline{\text{OE}}$ command hold time	$t_{OEH}$	0		0		0		ns	
Output turn-off delay from $\overline{\text{OE}}$	$t_{OEZ}$	0	30	0	40	0	50	ns	(Note 10)


**Notes:**

- (1) All voltages referenced to GND.
- (2) An initial pause of 100 μs is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved.
- (3) AC measurements assume  $t_T = 5$  ns.
- (4)  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- (5)  $I_{CC1}$ ,  $I_{CC3}$  and  $I_{CC4}$  depend on output loading and cycle rates. Specified values are obtained with the outputs open.
- (6) The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ) is assured.
- (7) Load = 2 TTL loads and 100 pF.
- (8) Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
- (9) Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
- (10)  $t_{OFF}(\text{max})$  and  $t_{OEZ}(\text{max})$  define the time at which the output achieves the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
- (11) Operation within the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
- (12)  $t_{CRP}$  requirement should be applicable for  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  cycles preceded by any cycle.
- (13) Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
- (14) These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{WE}}$  leading edge in delayed write or read-modify-write cycles.




Timing Waveforms (cont)


Page Mode Read Cycle



Page Mode Write Cycle (Early Write)



Page Mode Read-Write / Read-Modify-Write Cycle



### Description

The  $\mu$ PD41464 is a 65,536-word by 4-bit dynamic N-channel MOS random access memory (RAM) designed to operate from a single +5 V power supply. The negative voltage substrate bias is generated internally; its operation is automatic and transparent. The  $\mu$ PD41464 utilizes double polylayer N-channel silicon gate processing which provides high storage cell density, high performance, and high reliability. The device also uses a single transistor dynamic storage cell and advanced dynamic circuitry throughout, ensuring minimum power dissipation.

The three-state I/O is controlled by  $\overline{\text{CAS}}$  independently of  $\overline{\text{RAS}}$ . After a valid read or hidden refresh cycle, data is held on the I/O by holding  $\overline{\text{CAS}}$  low. The data I/O is returned to the high-impedance state by returning  $\overline{\text{CAS}}$  high. The  $\mu$ PD41464 hidden refresh feature allows  $\overline{\text{CAS}}$  to be held low to maintain output data while  $\overline{\text{RAS}}$  is used to execute  $\overline{\text{RAS}}$ -only refresh cycles.

Refresh is accomplished by using  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycles, enabling the internal generation of the refresh address. Refresh can also be accomplished by using  $\overline{\text{RAS}}$ -only refresh or normal read or write cycles on the 256 address combinations of  $A_0$ - $A_7$  during the 4 ms refresh period.

### Features


- 65,536-word by 4-bit organization
- Single +5 V  $\pm$  10% power supply
- Standard 18-pin DIP and PLCC packages
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  internal address refresh mode
- Multiplexed address inputs
- On-chip substrate bias generator
- Low power dissipation:
  - 28 mW (standby)
  - 440 mW (active,  $t_{\text{RC}} = t_{\text{RC min}}$ )
- Non-latched TTL-compatible I/O
- Low input capacitance
- 256 refresh cycles during 4 ms period

### Performance Ranges


Device	$t_{\text{RAC}}$	$t_{\text{CAC}}$	$t_{\text{OEA}}$	$I_{\text{CC1}}$
$\mu$ PD41464-10	100 ns	50 ns	25 ns	80 mA
$\mu$ PD41464-12	120 ns	60 ns	30 ns	75 mA
$\mu$ PD41464-15	150 ns	75 ns	40 ns	70 mA

### Pin Configurations

#### 18-Pin DIP




#### 18-Pin PLCC



### Pin Identification

No.	Symbol	Function
1	$\overline{\text{OE}}$	Output enable
2, 3, 15, 17	I/O <sub>1</sub> -I/O <sub>4</sub>	Data I/O
4	$\overline{\text{WE}}$	Write enable
5	$\overline{\text{RAS}}$	Row address strobe
6-8, 10-14	$A_0$ - $A_7$	Address inputs
9	$V_{\text{CC}}$	Power supply
16	$\overline{\text{CAS}}$	Column address strobe
18	GND	Ground

**Block Diagram**



**Absolute Maximum Ratings**

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, T <sub>OPR</sub>	0 to +70 °C
Storage temperature, T <sub>STG</sub>	-55 to +125 °C
Short circuit output current, I <sub>OS</sub>	50 mA
Power dissipation, P <sub>D</sub>	1 W

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

T<sub>A</sub> = 25 °C, f = 1 MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	C <sub>I1</sub>			5	pF	A <sub>0</sub> -A <sub>7</sub>
Input capacitance	C <sub>I2</sub>			8	pF	RAS, CAS, WE, OE
Input/output capacitance	C <sub>O</sub>			7	pF	I/O <sub>1</sub> -I/O <sub>4</sub>

## DC Characteristics

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = 5.0 V ±10%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	Referenced to GND
Input high voltage	V <sub>IH</sub>	2.4		5.5	V	Referenced to GND
Input low voltage	V <sub>IL</sub>	-1.0		0.8	V	Referenced to GND
Standby current	I <sub>CC2</sub>			5.0	mA	$\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$
Input leakage current	I <sub>I(L)</sub>	-10		10	μA	V <sub>IN</sub> = 0 to 5.5 V, all other pins not under test = 0 V
Output leakage current	I <sub>O(L)</sub>	-10		10	μA	I/O is High-Z, V <sub>I/O</sub> = 0 to 5.5 V
Output low voltage	V <sub>OL</sub>	0		0.4	V	I <sub>OL</sub> = 4.2 mA
Output high voltage	V <sub>OH</sub>	2.4		V <sub>CC</sub>	V	I <sub>OH</sub> = -5 mA

## AC Characteristics

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = 5.0 V ±10%

Parameter	Symbol	μPD41464-10		μPD41464-12		μPD41464-15		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Operating current, average	I <sub>CC1</sub>		80		75		70	mA	RAS, CAS cycling, t <sub>RC</sub> = t <sub>RC</sub> min (Note 5)
Operating current, refresh mode, average	I <sub>CC3</sub>		65		60		55	mA	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IH}$ , t <sub>RC</sub> = t <sub>RC</sub> min (Note 5)
Operating current, page mode, average	I <sub>CC4</sub>		55		50		45	mA	$\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ cycling, t <sub>PC</sub> = t <sub>PC</sub> min (Note 5)
Operating current, $\overline{\text{CAS}}$ before RAS refresh mode, average	I <sub>CC5</sub>		70		65		60	mA	RAS cycling, $\overline{\text{CAS}} = V_{IL}$ , t <sub>RC</sub> = t <sub>RC</sub> min (Note 5)
Random read or write cycle time	t <sub>RC</sub>	200		220		260		ns	(Note 6)
Read-write cycle time	t <sub>RWC</sub>	270		300		355		ns	(Note 6)
Page mode cycle time	t <sub>PC</sub>	100		120		145		ns	(Note 6)
Refresh period	t <sub>REF</sub>		4		4		4	ms	
Access time from RAS	t <sub>RAC</sub>		100		120		150	ns	(Notes 7, 8)
Access time from CAS	t <sub>CAC</sub>		50		60		75	ns	(Notes 7, 9)
Output buffer turn-off delay	t <sub>OFF</sub>	0	25	0	30	0	40	ns	(Note 10)
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	(Note 3)
RAS precharge time	t <sub>RP</sub>	90		90		100		ns	
RAS pulse width	t <sub>RAS</sub>	100	10000	120	10000	150	10000	ns	
RAS hold time	t <sub>RSH</sub>	50		60		75		ns	
CAS pulse width	t <sub>CAS</sub>	50	10000	60	10000	75	10000	ns	
CAS hold time	t <sub>CSH</sub>	100		120		150		ns	
RAS to CAS delay time	t <sub>RCD</sub>	20	50	25	60	25	75	ns	(Note 11)
CAS to RAS precharge time	t <sub>CRP</sub>	10		10		10		ns	(Note 12)
CAS precharge time, non-page cycle	t <sub>CPN</sub>	25		25		25		ns	
CAS precharge time, page cycle	t <sub>CP</sub>	40		50		60		ns	



## $\mu$ PD41464

### AC Characteristics (cont)

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$


Parameter	Symbol	$\mu$ PD41464-10		$\mu$ PD41464-12		$\mu$ PD41464-15		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
RAS precharge CAS hold time	$t_{RPC}$	0		0		0		ns	
Row address setup time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	10		15		15		ns	
Column address setup time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		20		25		ns	
Column address hold time referenced to RAS	$t_{AR}$	65		80		100		ns	
Read command setup time	$t_{RCS}$	0		0		0		ns	
Read command hold time referenced to RAS	$t_{RRH}$	10		10		10		ns	(Note 13)
Read command hold time referenced to CAS	$t_{RCH}$	0		0		0		ns	(Note 13)
Write command hold time	$t_{WCH}$	25		30		40		ns	
Write command hold time referenced to RAS	$t_{WCR}$	75		90		115		ns	
Write command pulse width	$t_{WP}$	15		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	35		40		45		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	35		40		45		ns	
Data-in setup time	$t_{DS}$	0		0		0		ns	(Note 14)
Data-in hold time	$t_{DH}$	25		30		40		ns	(Note 14)
Data-in hold time referenced to RAS	$t_{DHR}$	75		90		115		ns	
Write command setup time	$t_{WCS}$	0		0		0		ns	(Note 15)
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	$t_{RWD}$	130		155		195		ns	(Note 15)
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	$t_{CWD}$	80		95		120		ns	(Note 15)
Access time from $\overline{\text{OE}}$	$t_{OEA}$		25		30		40	ns	
Data delay time	$t_{OED}$	25		30		40		ns	
$\overline{\text{OE}}$ command hold time	$t_{OEH}$	0		0		0		ns	
Output turn-off delay from $\overline{\text{OE}}$	$t_{O EZ}$	0	25	0	30	0	40	ns	
$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ inactive setup time	$t_{OES}$	10		10		10		ns	
$\overline{\text{CAS}}$ setup time for CAS before RAS refresh	$t_{CSR}$	10		10		10		ns	
$\overline{\text{CAS}}$ hold time for $\overline{\text{CAS}}$ before RAS refresh	$t_{CHR}$	20		25		30		ns	

**Note:**


- (1) An initial pause of 100 μs ( $\overline{\text{RAS}}$  inactive) is required after power-up, followed by any 8  $\overline{\text{RAS}}$  cycles, before proper device operation is achieved.
- (2) AC measurements assume  $t_T = 5$  ns.
- (3)  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.
- (4) All voltages referenced to GND.
- (5)  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ , and  $I_{CC5}$  depend on output loading and cycle rates. Specified values are obtained with the output open. For lot code K of μPD41464-15,  $t_{RC}$  min must be 270 ns and  $I_{CC3} = 60$  mA.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ( $T_A = 0$  to  $+70^\circ\text{C}$ ) is assured. For lot code K of μPD41464-15,  $t_{RC}$  min must be 270 ns.
- (7) Load = 2 TTL loads and 100 pF.
- (8) Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$ . If  $t_{RCD}$  is greater than the maximum recommended value in this table,  $t_{RAC}$  increases by the amount that  $t_{RCD}$  exceeds the value shown.
- (9) Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
- (10)  $t_{OFF}(\text{max})$  and  $t_{OEZ}(\text{max})$  define the time at which the outputs achieve the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
- (11) Operation within the  $t_{RCD}(\text{max})$  limit assures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only; if  $t_{RCD}$  is greater than  $t_{RCD}(\text{max})$ , access time is controlled exclusively by  $t_{CAC}$ .
- (12) The  $t_{CRP}$  requirement should be applicable for  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles preceded by any cycle.
- (13) Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
- (14) These parameters are referenced to the leading edge of  $\overline{\text{CAS}}$  for early write cycles and to the leading edge of  $\overline{\text{WE}}$  for delayed write or read-modify-write cycles.
- (15)  $t_{WCS}$ ,  $t_{CWD}$ , and  $t_{RWD}$  are restrictive operating parameters in read-write/read-modify-write cycles only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is an early write cycle and the data I/O pins will remain high impedance throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{RWD} \geq t_{RWD}(\text{min})$ , the cycle is a read-write cycle and the data I/O pins will contain data read from the selected cells. If neither of the above conditions is met, the condition of the data I/O pins (at access time and until  $\overline{\text{CAS}}$  returns to  $V_{IH}$ ) is indeterminate.

## Timing Waveforms

**Read Cycle**




**Write Cycle (Early Write)**




**Timing Waveforms (cont)**


**$\overline{OE}$ -Controlled Write Cycle**




**Read-Write/Read-Modify-Write Cycle**



**Page Mode Read Cycle**




**Page Mode Write Cycle (Early Write)**




## Timing Waveforms (cont)

### Page Mode Read-Write/Read-Modify-Write Cycle




83-003022B

### RAS-Only Refresh Cycle



83-003023A


### CAS Before RAS Refresh Cycle



83-003025A

Timing Waveforms (cont)

Hidden Refresh Cycle



83-003026B

### PRELIMINARY INFORMATION

#### Description

The  $\mu$ PD411000 is a page mode version 1,048,576-word by 1-bit dynamic N-channel MOS random access memory (RAM). It is designed to operate from a single +5V power supply. The negative voltage substrate bias is automatically generated internally. The  $\mu$ PD411000 utilizes advanced double-level polycide technology. The use of trench capacitors minimizes silicon area while providing high storage cell density, high performance, and high reliability. The device uses a single transistor dynamic storage cell and advanced dynamic circuitry throughout, ensuring minimum power dissipation.

The three-state output is controlled by  $\overline{\text{CAS}}$  independently of  $\overline{\text{RAS}}$ . After a valid read or read-modify-write cycle, data is held on the output by holding  $\overline{\text{CAS}}$  low. The data output is returned to the high-impedance state by returning  $\overline{\text{CAS}}$  high. Hidden refresh allows  $\overline{\text{CAS}}$  to be held low to maintain output data while  $\overline{\text{RAS}}$  is used to execute  $\overline{\text{RAS}}$ -only refresh cycles.

Refresh may be accomplished by using a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycle, enabling the internal generation of the refresh address. Refresh can also be accomplished by using  $\overline{\text{RAS}}$ -only refresh or by a normal read or write cycle on the 512 address combinations of  $A_0$ - $A_8$  during the 8 ms refresh period.

#### Features


- 1,048,576-word by 1-bit organization
- Page mode operation
- High density 18-pin plastic DIP ( $\mu$ PD411000C) or 26/20-pin plastic SOJ ( $\mu$ PD411000LA)
- Single +5 V  $\pm$ 10% power supply
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  internal address refresh mode
- Low power dissipation:
  - 28 mW standby (max)
- Multiplexed address inputs
- On-chip substrate bias generator
- Non-latched TTL-compatible three-state output
- Low input capacitance
- TTL-compatible inputs
- 512 refresh cycles during 8 ms period

#### Performance Ranges

Device	Row Access Time (Max)	R/W Cycle (Min)	RMW Cycle (Min)	Page Mode Cycle (Min)
$\mu$ PD411000-10	100 ns	200 ns	270 ns	100 ns
$\mu$ PD411000-12	120 ns	220 ns	300 ns	120 ns
$\mu$ PD411000-15	150 ns	260 ns	355 ns	145 ns


#### Pin Configurations

##### 18-Pin Plastic DIP



83-003234A

##### 26/20-Pin SOJ



83-003516A

#### Pin Identification

##### Plastic DIP


No.	Symbol	Function
1	DIN	Data input
2	$\overline{\text{WE}}$	Write enable
3	$\overline{\text{RAS}}$	Row address strobe
4	NC	No connection
5-8, 10-15	$A_0$ - $A_9$	Address inputs
9	VCC	Power supply
16	$\overline{\text{CAS}}$	Column address strobe
17	DOUT	Data output
18	GND	Ground

**Pin Identification (cont)**

**Plastic SOJ**

No.	Symbol	Function
1	D <sub>IN</sub>	Data input
2	$\overline{WE}$	Write enable
3	$\overline{RAS}$	Row address strobe
4, 5, 23	NC	No connection
6-8, 19-21	—	No external lead
9-12, 14-18, 22	A <sub>0</sub> -A <sub>9</sub>	Address inputs
13	V <sub>CC</sub>	Power supply
24	$\overline{CAS}$	Column address strobe
25	D <sub>OUT</sub>	Data output
26	GND	Ground

**Block Diagram**



## Absolute Maximum Ratings

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, $T_{OPR}$	0 to +70°C
Storage temperature, $T_{STG}$	-55 to +125°C
Short circuit output current	50 mA
Power dissipation, $P_D$	1 W

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$

Parameter	Symbol	Max	Unit	Test Conditions
Input capacitance	$C_{I1}$	5	pF	Address, $D_{IN}$
Input capacitance	$C_{I2}$	8	pF	RAS, CAS, WE
Output capacitance	$C_D$	7	pF	$D_{OUT}$

## DC Characteristics

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5\text{ V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	Referenced to GND
Input high voltage	$V_{IH}$	2.4		5.5	V	Referenced to GND
Input low voltage	$V_{IL}$	-1.0		0.8	V	Referenced to GND
Standby current	$I_{CC2}$			5.0	mA	$\overline{\text{RAS}} = V_{IH}$ , $D_{OUT} = \text{Hi-Z}$
Input leakage current	$I_{(L)}$	-10		10	μA	$V_{IN} = 0$ to $5.5\text{ V}$ , all other pins not under test = $0\text{ V}$
Output leakage current	$I_{O(L)}$	-10		10	μA	$D_{OUT}$ is disabled, $V_{OUT} = 0$ to $5.5\text{ V}$
Output low voltage	$V_{OL}$	0		0.4	V	$I_{OL} = 4.2\text{ mA}$
Output high voltage	$V_{OH}$	2.4		$V_{CC}$	V	$I_{OH} = -5\text{ mA}$



## μPD411000

### AC Characteristics

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD411000-10		μPD411000-12		μPD411000-15			
		Min	Max	Min	Max	Min	Max		
Operating current, average	$I_{CC1}$		100		90		80	mA	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ cycling, $t_{RC} = t_{RC}$ min (Note 5)
Operating current, $\overline{\text{RAS}}$ -only refresh mode, average	$I_{CC3}$		85		75		65	mA	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IH}$ , $t_{RC} = t_{RC}$ min (Note 5)
Operating current, page mode operation, average	$I_{CC4}$		85		75		65	mA	$\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ cycling, $t_{PC} = t_{PC}$ min (Note 5)
Operating current, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode, average	$I_{CC6}$		90		80		70	mA	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ , $t_{RC} = t_{RC}$ min (Note 5)
Random read or write cycle time	$t_{RC}$	200		220		260		ns	(Note 6)
Read-write cycle time	$t_{RWC}$	270		300		355		ns	(Note 6)
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		100		120		150	ns	(Notes 7, 8)
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		50		60		75	ns	(Notes 7, 9)
Output buffer turn-off delay	$t_{OFF}$	0	25	0	30	0	40	ns	(Note 10)
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	(Note 4)
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	90		90		100		ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	100	10000	120	10000	150	10000	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	50		60		75		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	50	10000	60	10000	75	10000	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	100		120		150		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	50	25	60	25	75	ns	(Note 11)
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	10		10		10		ns	(Note 12)
$\overline{\text{CAS}}$ precharge time, non-page cycle	$t_{CPN}$	20		25		30		ns	
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	$t_{RPC}$	0		0		0		ns	
Row address setup time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	10		15		15		ns	
Column address setup time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	$t_{AR}$	65		80		100		ns	
Read command setup time	$t_{RCS}$	0		0		0		ns	
Read command hold time referenced to $\overline{\text{RAS}}$	$t_{RRH}$	10		10		10		ns	(Note 13)
Read command hold time referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		ns	(Note 13)
Write command hold time	$t_{WCH}$	25		30		40		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	$t_{WCR}$	75		90		115		ns	
Write command pulse width	$t_{WP}$	15		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	35		40		45		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	35		40		45		ns	

## AC Characteristics (cont)

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$


Parameter	Symbol	Limits						Unit	Test Conditions
		μPD411000-10		μPD411000-12		μPD411000-15			
		Min	Max	Min	Max	Min	Max		
Data-in setup time	$t_{DS}$	0		0		0		ns	(Note 14)
Data-in hold time	$t_{DH}$	25		30		40		ns	(Note 14)
Data-in hold time referenced to $\overline{\text{RAS}}$	$t_{DHR}$	75		90		115		ns	
Write command setup time	$t_{WCS}$	0		0		0		ns	(Note 15)
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	$t_{RWD}$	100		120		150		ns	(Note 15)
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	$t_{CWD}$	50		60		75		ns	(Note 15)
$\overline{\text{CAS}}$ setup time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	$t_{CSR}$	10		10		10		ns	
$\overline{\text{CAS}}$ hold time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	$t_{CHR}$	20		25		30		ns	
Page cycle time	$t_{PC}$	100		120		145		ns	(Note 6)
$\overline{\text{CAS}}$ precharge time, page cycle	$t_{CP}$	40		50		60		ns	
Refresh period	$t_{REF}$		8		8		8	ms	Addresses $A_0$ - $A_8$

### Note:


- (1) All voltages referenced to GND.
- (2) An initial pause of 100  $\mu\text{s}$  is required after power-up, followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved.
- (3) AC measurements assume  $t_T = 5$  ns.
- (4)  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- (5)  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ , and  $I_{CC6}$  depend on output loading and cycle rates. Specified values are obtained with the output open.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ( $T_A = 0$  to  $+70^\circ\text{C}$ ) is assured.
- (7) Load = 2 TTL loads and 100 pF.
- (8) Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$ . If  $t_{RCD}$  is greater than the maximum recommended value in this table,  $t_{RAC}$  increases by the amount that  $t_{RCD}$  exceeds the value shown.
- (9) Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
- (10)  $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
- (11) Operation within the  $t_{RCD}(\text{max})$  limit assures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only; if  $t_{RCD}$  is greater than  $t_{RCD}(\text{max})$ , access time is controlled exclusively by  $t_{CAC}$ .
- (12) The  $t_{CRP}$  requirement should be applicable for  $\overline{\text{RAS}}$ / $\overline{\text{CAS}}$  cycles preceded by any cycle.
- (13) Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
- (14) These parameters are referenced to the leading edge of  $\overline{\text{CAS}}$  for early write cycles and to the leading edge of  $\overline{\text{WE}}$  for delayed write or read-modify-write cycles.
- (15)  $t_{WCS}$ ,  $t_{CWD}$ , and  $t_{RWD}$  are restrictive operating parameters in read-write/read-modify-write cycles only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is an early write cycle and the data output will remain open circuit throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{RWD} \geq t_{RWD}(\text{min})$ , the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data out (at access time and until  $\overline{\text{CAS}}$  returns to  $V_{IH}$ ) is indeterminate.

**Timing Waveforms**


**Read Cycle**




**Read-Write/Read-Modify-Write Cycle**



**Write Cycle (Early Write)**




**RAS-Only Refresh Cycle**




## Timing Waveforms (cont)

### Hidden Refresh Cycle




5

### CAS before RAS Refresh Cycle




**Timing Waveforms (cont)**


**Page Mode Read Cycle**



**Page Mode Write Cycle (Early Write)**



**Page Mode Read-Write/Read-Modify-Write Cycle**



### PRELIMINARY INFORMATION

#### Description

The  $\mu$ PD411001 is a nibble mode version 1,048,576-word by 1-bit dynamic N-channel MOS random access memory (RAM). It is designed to operate from a single +5 V power supply. The negative voltage substrate bias is automatically generated internally. The  $\mu$ PD411001 utilizes advanced double-level polycide technology. The use of trench capacitors minimizes silicon area while providing high storage cell density, high performance, and high reliability. The device uses a single transistor dynamic storage cell and advanced dynamic circuitry throughout, ensuring minimum power dissipation.

The three-state output is controlled by  $\overline{\text{CAS}}$  independently of  $\overline{\text{RAS}}$ . After a valid read or read-modify-write cycle, data is held on the output by holding  $\overline{\text{CAS}}$  low. The data output is returned to the high-impedance state by returning  $\overline{\text{CAS}}$  high. Hidden refresh allows  $\overline{\text{CAS}}$  to be held low to maintain output data while  $\overline{\text{RAS}}$  is used to execute  $\overline{\text{RAS}}$ -only refresh cycles.

Refresh may be accomplished by using a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycle, enabling the internal generation of the refresh address. Refresh can also be accomplished by using  $\overline{\text{RAS}}$ -only refresh or by normal read or write cycles on the 512 address combinations of  $A_0$ - $A_8$  during the 8 ms refresh period.

#### Features


- 1,048,576-word by 1-bit organization
- Single +5 V  $\pm$  10% power supply
- Nibble mode operation
- High density 18-pin plastic DIP ( $\mu$ PD411001C) or 26/20-pin SOJ ( $\mu$ PD411001LA)
- Low power dissipation:
  - 28 mW standby (max)
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  internal address refresh mode
- Multiplexed address inputs
- On-chip substrate bias generator
- Non-latched TTL-compatible three-state output
- Low input capacitance
- TTL-compatible inputs
- 512 refresh cycles during 8 ms period

#### Performance Ranges


Device	Row Access Time (max)	Read/Write Cycle (min)	RMW Cycle (min)	Nibble Mode
				Access Time (max)
$\mu$ PD411001-10	100 ns	200 ns	270 ns	25 ns
$\mu$ PD411001-12	120 ns	220 ns	300 ns	30 ns
$\mu$ PD411001-15	150 ns	260 ns	355 ns	35 ns

#### Pin Configurations

##### 18-Pin Plastic DIP



##### 26/20-Pin Plastic SOJ



#### Pin Identification

##### Plastic DIP

No.	Symbol	Function
1	$D_{IN}$	Data input
2	$\overline{\text{WE}}$	Write enable
3	$\overline{\text{RAS}}$	Row address strobe
4	NC	No connection
5-8, 10-15	$A_0$ - $A_9$	Address inputs
9	$V_{CC}$	Power supply
16	$\overline{\text{CAS}}$	Column address strobe
17	$D_{OUT}$	Data output
18	GND	Ground

**Pin Identification (cont)**

**Plastic SOJ**


No.	Symbol	Function
1,2,24,25	I/O, -I/O <sub>4</sub>	Data I/O
3	$\overline{WE}$	Write enable
4	$\overline{RAS}$	Row address strobe
5	NC	No connection
6-8,19-21	—	No external lead
9-12,14-18,22	A <sub>0</sub> -A <sub>9</sub>	Address inputs
13	V <sub>CC</sub>	Power supply
22	OE	Output enable
23	$\overline{CAS}$	Column address strobe
26	GND	Ground

**Absolute Maximum Ratings**

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, T <sub>OPR</sub>	0 to +70°C
Storage temperature, T <sub>STG</sub>	-55 to +125°C
Short circuit output current	50 mA
Power dissipation, P <sub>D</sub>	1 W

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Block Diagram**



83-003238B

## DC Characteristics

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = 5 V ± 10%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	Referenced to GND
Input high voltage	V <sub>IH</sub>	2.4		5.5	V	Referenced to GND
Input low voltage	V <sub>IL</sub>	-1.0		0.8	V	Referenced to GND
Standby current	I <sub>CC2</sub>			5.0	mA	RAS = V <sub>IH</sub> , D <sub>OUT</sub> = Hi-Z
Input leakage current	I <sub>I(L)</sub>	-10		10	μA	V <sub>IN</sub> = 0 to 5.5 V, all other pins not under test = 0 V
Output leakage current	I <sub>O(L)</sub>	-10		10	μA	D <sub>OUT</sub> is disabled, V <sub>OUT</sub> = 0 to 5.5 V
Output low voltage	V <sub>OL</sub>	0		0.4	V	I <sub>OL</sub> = 4.2 mA
Output high voltage	V <sub>OH</sub>	2.4		V <sub>CC</sub>	V	I <sub>OH</sub> = -5 mA

## Capacitance

T<sub>A</sub> = 25°C, f = 1 MHz

Parameter	Symbol	Max	Unit	Test Conditions
Input capacitance	C <sub>I2</sub>	8	pF	RAS, CAS, WE
Output capacitance	C <sub>O</sub>	7	pF	D <sub>OUT</sub>

## AC Characteristics

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = 5.0 V ± 10%

Parameter	Symbol	Limits						Unit	Test Conditions	
		μPD411001-10		μPD411001-12		μPD411001-15				
		Min	Max	Min	Max	Min	Max			
Operating current, average	I <sub>CC1</sub>		100		90		80	mA	RAS, CAS cycling, t <sub>RC</sub> = t <sub>RC</sub> min (Note 5)	
Operating current, RAS-only refresh mode, average	I <sub>CC3</sub>		85		75		65	mA	RAS cycling, CAS = V <sub>IH</sub> , t <sub>RC</sub> = t <sub>RC</sub> min (Note 5)	
Operating current, nibble mode operation, average	I <sub>CC5</sub>		40		35		30	mA	RAS = V <sub>IL</sub> , CAS cycling, t <sub>NC</sub> = t <sub>NC</sub> min (Note 5)	
Operating current, CAS before RAS refresh mode, average	I <sub>CC6</sub>		90		80		70	mA	RAS cycling, CAS before RAS, t <sub>RC</sub> = t <sub>RC</sub> min (Note 5)	
Random read or write cycle time	t <sub>RC</sub>		200		220		260	ns	(Note 6)	
Read-write cycle time	t <sub>RWC</sub>		270		300		355	ns	(Note 6)	
Access time from RAS	t <sub>RAC</sub>		100		120		150	ns	(Notes 7, 8)	
Access time from CAS, non-nibble cycle	t <sub>CAC</sub>		50		60		75	ns	(Notes 7, 9)	
Access time from CAS, nibble mode cycle	t <sub>NAC</sub>		25		30		35	ns	(Note 7)	
Output buffer turn-off delay	t <sub>OFF</sub>		0	25	0	30	0	40	ns	(Note 10)
Transition time (rise and fall)	t <sub>T</sub>		3	50	3	50	3	50	ns	(Note 4)
RAS precharge time	t <sub>RP</sub>		90		90		100	ns		
RAS pulse width	t <sub>RAS</sub>		100	10000	120	10000	150	10000	ns	
RAS hold time	t <sub>RSH</sub>		50		60		75	ns		
RAS hold time (nibble mode)	t <sub>NRSH</sub>		25		30		35	ns		
CAS pulse width, non-nibble mode	t <sub>CAS</sub>		50	10000	60	10000	75	10000	ns	
CAS hold time	t <sub>CSH</sub>		100		120		150	ns		



**AC Characteristics (cont)**

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = 5.0 V ± 10%

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD411001-10		μPD411001-12		μPD411001-15			
		Min	Max	Min	Max	Min	Max		
RAS to CAS delay time	t <sub>RCD</sub>	20	50	25	60	25	75	ns	(Note 11)
CAS to RAS precharge time	t <sub>CRP</sub>	10		10		10		ns	(Note 12)
CAS precharge time	t <sub>NP</sub>	20		25		30		ns	
RAS precharge CAS hold time	t <sub>RPC</sub>	0		0		0		ns	
Row address setup time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		15		15		ns	
Column address setup time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		20		25		ns	
Column address hold time referred to RAS	t <sub>AR</sub>	65		80		100		ns	
Read command setup time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time referred to RAS	t <sub>RRH</sub>	10		10		10		ns	(Note 13)
Read command hold time referred to CAS	t <sub>RCH</sub>	0		0		0		ns	(Note 13)
Write command hold time	t <sub>WCH</sub>	25		30		40		ns	
Write command hold time referred to RAS	t <sub>WCR</sub>	75		90		115		ns	
Write command pulse width	t <sub>WP</sub>	15		20		25		ns	
Write command to RAS lead time	t <sub>RWL</sub>	35		40		45		ns	
Write command to CAS lead time, non-nibble cycle	t <sub>CWL</sub>	35		40		45		ns	
Write command to CAS lead time, nibble mode cycle	t <sub>NCWL</sub>	25		30		35		ns	
Data-in setup time	t <sub>DS</sub>	0		0		0		ns	(Note 14)
Data-in hold time	t <sub>DH</sub>	25		30		40		ns	(Note 14)
Data-in hold time referred to RAS	t <sub>DHR</sub>	75		90		115		ns	
Write command setup time	t <sub>WCS</sub>	0		0		0		ns	(Note 15)
RAS to WE delay	t <sub>RWD</sub>	100		120		150		ns	(Note 15)
CAS to WE delay, non-nibble cycle	t <sub>CWD</sub>	50		60		75		ns	(Note 15)
CAS to WE delay, nibble mode cycle	t <sub>NCWD</sub>	25		30		35		ns	(Note 15)
CAS setup time for CAS before RAS refresh	t <sub>CSR</sub>	10		10		10		ns	

## AC Characteristics (cont)

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$


Parameter	Symbol	Limits						Unit	Test Conditions
		μPD411001-10		μPD411001-12		μPD411001-15			
		Min	Max	Min	Max	Min	Max		
CAS hold time for CAS before RAS refresh	$t_{CHR}$	20		25		30		ns	
Nibble mode cycle time	$t_{NC}$	55		65		75		ns	(Note 6)
CAS pulse width, nibble mode cycle	$t_{NAS}$	25	10000	30	10000	35	10000	ns	
Refresh period	$t_{REF}$		8		8		8	ms	Addresses $A_0$ - $A_8$

### Note:


- (1) All voltages referenced to GND.
- (2) An initial pause of 100 μs is required after power-up, followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved.
- (3) AC measurements assume  $t_T = 5$  ns.
- (4)  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- (5)  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC5}$ , and  $I_{CC6}$  depend on output loading and cycle rates. Specified values are obtained with the output open.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ( $T_A = 0$  to  $+70^\circ\text{C}$ ) is assured.
- (7) Load = 2 TTL loads and 100 pF.
- (8) Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$ . If  $t_{RCD}$  is greater than the maximum recommended value in this table,  $t_{RAC}$  increases by the amount that  $t_{RCD}$  exceeds the value shown.
- (9) Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
- (10)  $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
- (11) Operation within the  $t_{RCD}(\text{max})$  limit assures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only; if  $t_{RCD}$  is greater than  $t_{RCD}(\text{max})$ , access time is controlled exclusively by  $t_{CAC}$ .
- (12) The  $t_{CRP}$  requirement should be applicable for  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles preceded by any cycle.
- (13) Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
- (14) These parameters are referenced to the leading edge of  $\overline{\text{CAS}}$  for early write cycles and to the leading edge of  $\overline{\text{WE}}$  for delayed write or read-modify-write cycles.
- (15)  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ , and  $t_{NCWD}$  are restrictive operating parameters in read-write/read-modify-write and nibble mode read-write/read-modify-write cycles only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is an early write or nibble mode early write cycle and the data output will remain open circuit throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{RWD} \geq t_{RWD}(\text{min})$ , the cycle is a read-write cycle and the data output will contain data read from the selected cell. If  $t_{NCWD} \geq t_{NCWD}(\text{min})$ , the cycle is a nibble mode read-write cycle and the data output will contain data read from the selected cell. If none of the above conditions are met, the condition of the data output pin (at access time and until  $\overline{\text{CAS}}$  returns to  $V_{IH}$ ) is indeterminate.

**Timing Waveforms**


**Read Cycle**




**Read-Write/Read-Modify-Write Cycle**



**Write Cycle (Early Write)**




**RAS-Only Refresh Cycle**




## Timing Waveforms (cont)

### Hidden Refresh Cycle




5

### CAS before RAS Refresh Cycle



Timing Waveforms (cont)


Nibble Mode Read Cycle



83-003239B


## Timing Waveforms (cont)

### Nibble Mode Write Cycle (Early Write)



## Timing Waveforms (cont)

### Nibble Mode Read-Write/Read-Modify-Write Cycle



## PRELIMINARY INFORMATION

### Description

The μPD414256 is a 262,144-word by 4-bit dynamic N-channel MOS random access memory (RAM) designed to operate from a single +5 V power supply. The negative voltage substrate bias is generated internally; its operation is automatic and transparent. The μPD414256 utilizes advanced double-level polycide technology. The use of trench capacitors minimizes silicon area while providing high storage cell density, high performance, and high reliability. The device uses advanced dynamic circuitry throughout, ensuring minimum power dissipation.

The three-state I/O pins are controlled by  $\overline{\text{CAS}}$  independently of  $\overline{\text{RAS}}$ . After a valid read or read-modify-write cycle, data is held on the I/O pins by holding  $\overline{\text{CAS}}$  low. The data I/O pins are returned to the high-impedance state by returning  $\overline{\text{CAS}}$  high. The μPD414256 hidden refresh feature allows  $\overline{\text{CAS}}$  to be held low to maintain output data while  $\overline{\text{RAS}}$  is used to execute  $\overline{\text{RAS}}$ -only refresh cycles.

Refresh is accomplished by using a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycle, enabling the internal generation of the refresh address. Refresh can also be accomplished by using  $\overline{\text{RAS}}$ -only refresh or a normal read or write cycle on the 512 address combination of A<sub>0</sub>-A<sub>8</sub> during the 8 ms refresh period.

### Features


- 262,144-word by 4-bit organization
- Page mode operation
- High density 20-pin plastic DIP (μPD414256C) or 26/20-pin plastic SOJ (μPD414256LA)
- Single +5 V ±10% power supply
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  internal address refresh mode
- Low power dissipation:
  - 28 mW standby (max)
- Multiplexed address inputs
- On-chip substrate bias generator
- Non-latched TTL-compatible I/O
- Low input capacitance
- TTL-compatible inputs
- 512 refresh cycles during 8 ms period

### Performance Ranges


Device	Row Access Time (Max)	R/W Cycle (Min)	RMW Cycle (Min)	OE Access Time (Max)
μPD414256-10	100 ns	200 ns	270 ns	25 ns
μPD414256-12	120 ns	220 ns	300 ns	30 ns
μPD414256-15	150 ns	260 ns	355 ns	40 ns

### Pin Configurations

#### 20-Pin Plastic DIP



#### 26/20-Pin SOJ



### Pin Identification

#### Plastic DIP

No.	Symbol	Function
1, 2, 18, 19	I/O <sub>1</sub> -I/O <sub>4</sub>	Data I/O
3	WE	Write enable
4	RAS	Row address strobe
5	NC	No connection
6-9, 11-15	A <sub>0</sub> -A <sub>8</sub>	Address inputs
10	VCC	Power supply
16	OE	Output enable
17	CAS	Column address strobe
20	GND	Ground




**Pin Identification (cont)**

**Plastic SOJ**

No.	Symbol	Function
1, 2, 24, 25	I/O <sub>1</sub> -I/O <sub>4</sub>	Data I/O
3	$\overline{WE}$	Write enable
4	$\overline{RAS}$	Row address strobe
5	NC	No connection
6-8, 19-21	—	No external lead
9-12, 14-18	A <sub>0</sub> -A <sub>8</sub>	Address inputs
13	V <sub>CC</sub>	Power supply
22	$\overline{OE}$	Output enable
23	$\overline{CAS}$	Column address strobe
26	GND	Ground

**Block Diagram**



83-003280B

## Absolute Maximum Ratings

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, $T_{OPR}$	0 to +70°C
Storage temperature, $T_{STG}$	-55 to +125°C
Short circuit output current	50 mA
Power dissipation, $P_D$	1 W

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$

Parameter	Symbol	Max	Unit	Test Conditions
Input capacitance	$C_{i1}$	5	pF	Address
Input capacitance	$C_{i2}$	8	pF	RAS, CAS, WE, OE
Input/output capacitance	$C_D$	7	pF	Input/output

## DC Characteristics

$T_A = 0$  to +70°C;  $V_{CC} = 5\text{ V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	Referenced to GND
Input high voltage	$V_{IH}$	2.4		5.5	V	Referenced to GND
Input low voltage	$V_{IL}$	-1.0		0.8	V	Referenced to GND
Standby current	$I_{CC2}$			5.0	mA	$\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$
Input leakage current	$I_{i(L)}$	-10		10	μA	$V_{iN} = 0$ to 5.5 V, all other pins not under test = 0 V
Output leakage current	$I_{o(L)}$	-10		10	μA	$I/O = \text{High-Z}$ , $V_{I/O} = 0$ to 5.5 V
Output low voltage	$V_{OL}$	0		0.4	V	$I_{OL} = 4.2\text{ mA}$
Output high voltage	$V_{OH}$	2.4		$V_{CC}$	V	$I_{OH} = -5\text{ mA}$

**AC Characteristics**

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = 5.0 V ± 10%

Parameter	Symbol	Limits						Unit	Tests Conditions
		μPD414256-10		μPD414256-12		μPD414256-15			
Operating current, average	I <sub>CC1</sub>	100		90		90		mA	RAS, CAS cycling, t <sub>RC</sub> = t <sub>RC</sub> min (Note 5)
Operating current, refresh mode, average	I <sub>CC3</sub>	85		75		65		mA	RAS cycling, CAS = V <sub>IH</sub> , t <sub>RC</sub> = t <sub>RC</sub> min (Note 5)
Operating current, page mode, average	I <sub>CC4</sub>	85		75		65		mA	RAS = V <sub>IL</sub> , CAS cycling, t <sub>PC</sub> = t <sub>PC</sub> min (Note 5)
Operating current, CAS before RAS refresh mode, average	I <sub>CC5</sub>	90		80		70		mA	RAS cycling, CAS = V <sub>IL</sub> , t <sub>RC</sub> = t <sub>RC</sub> min (Note 5)
Random read or write cycle time	t <sub>RC</sub>	200		220		260		ns	(Note 6)
Read-write cycle time	t <sub>RWC</sub>	270		300		355		ns	(Note 6)
Page mode cycle time	t <sub>PC</sub>	100		120		145		ns	(Note 6)
Refresh period	t <sub>REF</sub>	8		8		8		ms	
Access time from RAS	t <sub>RAC</sub>	100		120		150		ns	(Notes 7, 8)
Access time from CAS	t <sub>CAC</sub>	50		60		75		ns	(Notes 7, 9)
Output buffer turn-off delay	t <sub>OFF</sub>	0	25	0	30	0	40	ns	(Note 10)
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	(Note 4)
RAS precharge time	t <sub>RP</sub>	90		90		100		ns	
RAS pulse width	t <sub>RAS</sub>	100	10000	120	10000	150	10000	ns	
RAS hold time	t <sub>RSH</sub>	50		60		75		ns	
CAS pulse width	t <sub>CAS</sub>	50	10000	60	10000	75	10000	ns	
CAS hold time	t <sub>CSH</sub>	100		120		150		ns	
RAS to CAS delay time	t <sub>RCD</sub>	20	50	25	60	25	75	ns	(Note 11)
CAS to RAS precharge time	t <sub>CRP</sub>	10		10		10		ns	(Note 12)
CAS precharge time, non-page cycle	t <sub>CPN</sub>	20		25		30		ns	
CAS precharge time, page mode	t <sub>CP</sub>	40		50		60		ns	
RAS precharge CAS hold time	t <sub>RPC</sub>	0		0		0		ns	
Row address setup time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		15		15		ns	
Column address setup time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		20		25		ns	
Column address hold time referenced to RAS	t <sub>AR</sub>	65		80		100		ns	
Read command setup time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time referenced to RAS	t <sub>RRH</sub>	10		10		10		ns	(Note 13)
Read command hold time referenced to CAS	t <sub>RCH</sub>	0		0		0		ns	(Note 13)
Write command hold time	t <sub>WCH</sub>	25		30		40		ns	
Write command hold time referenced to RAS	t <sub>WCR</sub>	75		90		115		ns	
Write command pulse width	t <sub>WP</sub>	15		20		25		ns	

## AC Characteristics (cont)

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = 5.0 V ± 10%


Parameter	Symbol	Limits						Unit	Test Conditions
		μPD414256-10		μPD414256-12		μPD414256-15			
		Min	Max	Min	Max	Min	Max		
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	35		40		45		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	35		40		45		ns	
Data-in setup time	t <sub>DS</sub>	0		0		0		ns	(Note 14)
Data-in hold time	t <sub>DH</sub>	25		30		40		ns	(Note 14)
Data-in hold time referenced to $\overline{\text{RAS}}$	t <sub>DHR</sub>	75		90		115		ns	
Write command setup time	t <sub>WCS</sub>	0		0		0		ns	(Note 15)
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	t <sub>RWD</sub>	130		155		195		ns	(Note 15)
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	t <sub>CWD</sub>	80		95		120		ns	(Note 15)
Access time from $\overline{\text{OE}}$	t <sub>OEA</sub>		25		30		40	ns	
Data delay time	t <sub>OED</sub>	25		30		40		ns	
$\overline{\text{OE}}$ command hold time	t <sub>OEH</sub>	0		0		0		ns	
Output turn-off delay from $\overline{\text{OE}}$	t <sub>OEZ</sub>	0	25	0	30	0	40	ns	(Note 10)
$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ inactive setup time	t <sub>OES</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ setup time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	t <sub>CSR</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ hold time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	t <sub>CHR</sub>	20		25		30		ns	

### Note:


- (1) An initial pause of 100 μs is required after power-up, followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved.
- (2) AC measurements assume t<sub>T</sub> = 5 ns.
- (3) V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- (4) All voltages referenced to GND.
- (5) I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, and I<sub>CC6</sub> depend on output loading and cycle rates. Specified values are obtained with the output open.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T<sub>A</sub> = 0 to +70°C) is assured.
- (7) Load = 2 TTL loads and 100 pF.
- (8) Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max). If t<sub>RCD</sub> is greater than the maximum recommended value in this table, t<sub>RAC</sub> increases by the amount that t<sub>RCD</sub> exceeds the value shown.
- (9) Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max).
- (10) t<sub>OFF</sub> (max) and t<sub>OEZ</sub> (max) define the time at which the outputs achieve the open circuit condition and are not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
- (11) Operation within the t<sub>RCD</sub> (max) limit assures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than t<sub>RCD</sub> (max), access time is controlled exclusively by t<sub>CAC</sub>.
- (12) The t<sub>CRP</sub> requirement should be applicable for  $\overline{\text{RAS}}$ / $\overline{\text{CAS}}$  cycles preceded by any cycle.
- (13) Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- (14) These parameters are referenced to the leading edge of  $\overline{\text{CAS}}$  for early write cycles and to the leading edge of  $\overline{\text{WE}}$  for delayed write or read-modify-write cycles.
- (15) t<sub>WCS</sub>, t<sub>CWD</sub>, and t<sub>RWD</sub> are restrictive operating parameters in read-write/read-modify-write cycles only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data I/O pins will remain open circuit throughout the entire cycle. If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), the cycle is a read-write cycle and the data I/O pins will contain data read from the selected cells. If neither of the above conditions is met, the condition of the data I/O pins (at access time and until  $\overline{\text{CAS}}$  returns to V<sub>IH</sub>) is indeterminate.

Timing Waveforms


Read Cycle




Write Cycle (Early Write)




$\overline{OE}$ -Controlled Write Cycle



Read-Write/Read-Modify-Write Cycle




Page Mode Read Cycle




## Timing Waveforms (cont)

### Page Mode Write Cycle (Early Write)



83-003021B


### Page Mode Read-Write/Read-Modify-Write Cycle



83-003022B


5

### RAS-Only Refresh Cycle



83-003023A


### CAS before RAS Refresh Cycle



83-003025A

### Timing Waveforms (cont)

#### Hidden Refresh Cycle



83-003026B





**Section 6 — XRAMS**

**Page**

$\mu$ PD4168	8,192 x 8-Bit NMOS XRAM .....	6-1
$\mu$ PD42832	32,768 x 8-Bit CMOS XRAM .....	6-9

## Description

The NEC μPD4168 is an 8,192 word by 8-bit NMOS XRAM designed to operate from a single +5 V power supply. The NEC μPD4168 is termed an XRAM because it incorporates some of the best features of both SRAMs (Non-multiplexed addresses, simple interface requirements) and DRAMs (the one-transistor core cell provides high density at low cost). The negative voltage substrate bias is internally generated and provides automatic and transparent operation.

The incorporation of an internal refresh address counter and refresh multiplexer allows the user to select one of three refresh modes. The self-refresh mode provides transparent refresh without system overhead. Internal latches for address, data, and chip select allow for use in systems incorporating multiplexed address/data buses.


## Features

- 8,192 words by 8-bit organization
- Single +5V ±10% power supply
- On-chip substrate bias generator
- Fast access times
- Low power dissipation:  
28 mW max—Standby  
19 mW max—Self refresh
- TTL-compatible
- 28-pin SRAM/ROM/EPROM compatible package
- Built-in refresh multiplexer and refresh address counter
- Power-down self-refresh mode
- Automatic precharge allows cycle time to be independent of system skew
- Latched address, CS, and OE functions allow use on multiplexed address/data bus
- Read, early write, late write, external refresh, pulse refresh, and self-refresh cycles

## Performance Ranges

Device	t <sub>CEA</sub>	t <sub>OEA</sub>	t <sub>c</sub>	I <sub>CC1</sub>
μPD4168C-12	120 ns	45 ns	220 ns	65 mA
μPD4168C-15	150 ns	55 ns	260 ns	60 mA
μPD4168C-20	200 ns	70 ns	330 ns	55 mA

## Pin Configuration



83-00322A

## Pin Identification

No.	Symbol	Function
1	RFSH	Internal refresh
2-10, 21, 23-25	A <sub>0</sub> -A <sub>12</sub>	Address inputs
11-13, 15-19	I/O <sub>0</sub> -I/O <sub>7</sub>	Data in / out
14	GND	Ground
20	CE	Chip enable
22	OE	Output enable
26	CS	Chip select
27	WE	Write enable
28	V <sub>CC</sub>	+5 V power supply

6

## Pin Functions

### RFSH (Refresh Input)

A built-in refresh control circuit enables this input. Two refresh modes are available: pulse refresh, using the RFSH input as a clock input, and power-down self-refresh, using the RFSH input as logic level input. RFSH is high (inactive) during normal read and write cycles.

### A<sub>0</sub>-A<sub>12</sub> (Address Inputs)

The μPD4168 requires 13 address inputs to select a word of data. Because these address inputs are internally read onto the chip at the falling edge of a CE clock pulse, the CE clock determines their address setup and hold times. Inputs A<sub>0</sub>-A<sub>6</sub> perform external refresh.

**I/O<sub>0</sub>-I/O<sub>7</sub> (Data Inputs/Outputs)**

Common I/O pins require  $\overline{WE}$  and  $\overline{OE}$  to control data. The  $\overline{CE}$  clock and  $\overline{WE}$  determine the data setup and hold times ( $t_{DSC}$ ,  $t_{DHC}$ ,  $t_{DSW}$ ,  $t_{DHW}$ ) for these pins during a memory write cycle;  $\overline{OE}$  determines the access time ( $t_{OEA}$ ) during a read cycle.

**GND (Ground)**

All voltages are referenced to GND.

**$\overline{CE}$  (Chip Enable)**

The chip enable clock initiates read/write cycles and external refresh cycles. It allows addresses, CS, and (during an early write cycle) data inputs to be internally read onto the chip.

**$\overline{OE}$  (Output Enable)**

$\overline{OE}$  controls the output timing for I/O<sub>0</sub>-I/O<sub>7</sub>. Access time ( $t_{CEA}$ ,  $t_{OEA}$ ) is determined by the  $\overline{CE}$  clock or by the  $\overline{OE}$  input, according to  $\overline{OE}$  input timing.

**CS (Chip Select)**

When CS is high (active) while the  $\overline{CE}$  clock is enabled, the μPD4168 can perform read/write operations. If CS is latched low (inactive) while the  $\overline{CE}$  clock is enabled, I/O<sub>0</sub>-I/O<sub>7</sub> remain in the high-impedance state, regardless of the status of  $\overline{WE}$  and  $\overline{OE}$ .

**$\overline{WE}$  (Write Enable)**

$\overline{WE}$  controls read/write operations.  $\overline{WE}$  input timing determines whether a write cycle is an early write or a late write.

**V<sub>CC</sub> (Power Supply)**

+5V power supply.

**μPD4168 Functional Modes**


Mode	RFSH	$\overline{CE}$	CS	$\overline{WE}$	$\overline{OE}$	I/O	Comments
Read cycle	H	C'	H	H	L	Data out	$\overline{OE}$ : low logic level or clock pulse
Early write	H	C'	H	L	H	Data in	
Late Write	H	C'	H	C'	H	Data in	
External refresh	H	C'	H	H	H	High-Z	
	H	C'	L	X	X	High-Z	Standby
Pulse refresh	C'	H	X	X	X	High-Z	
	C'	C'	H	H	H	High-Z	After external refresh cycle
	C'	C'	H	H	L	(Note 1)	After read cycle
	C'	C'	H	L	H	Data in	After early write cycle
	C'	C'	H	C'	H	Data in	After late write cycle
Power down self-refresh	L	H	X	X	X	High-Z	
Standby	H	H	X	X	X	High-Z	

H = V<sub>IH</sub>, L = V<sub>IL</sub>, C' = negative edge of clock pulse, X = V<sub>IH</sub> or V<sub>IL</sub>

**Note:**

(1) Depends on previous cycle

## Block Diagram



88-003223B

## Absolute Maximum Ratings

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, $T_{OPR}$	0 to +70°C
Storage temperature, $T_{STG}$	-55 to +125°C
Short circuit output current, $I_{OS}$	50 mA
Power dissipation, $P_D$	1 W

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

$T_A = 0$  to +70°C;  $V_{CC} = 5V \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	Referenced to GND
Input voltage, low	$V_{IL}$	-1.0		0.8	V	Referenced to GND
Input voltage, high	$V_{IH}$	2.4		5.5	V	Referenced to GND
Output voltage, low	$V_{OL}$	0		0.4	V	$I_{OL} = 2$ mA

**DC Characteristics (cont)**

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output voltage, high	V <sub>OH</sub>	2.4		V <sub>CC</sub>	V	I <sub>OH</sub> = -1 mA
Average V <sub>CC</sub> supply current, active	I <sub>CC1</sub>			65	mA	t <sub>C</sub> = 220 ns
				60	mA	t <sub>C</sub> = 260 ns
				55	mA	t <sub>C</sub> = 330 ns
Standby current	I <sub>CC2</sub>			5	mA	$\overline{CE} \geq V_{IH} \text{ min.}$ RFSH $\geq V_{IH} \text{ min}$
Self-refresh average current	I <sub>CC3</sub>			3.5	mA	RFSH $\leq V_{IL} \text{ max}$
Input leakage current	I <sub>I(L)</sub>	-10		10	μA	V <sub>IN</sub> = 0 to 5.5 V; others = 0 V
Output leakage current	I <sub>O(L)</sub>	-10		10	μA	V <sub>OUT</sub> = 0 to 5.5 V; D <sub>OUT</sub> = High-Z

**Capacitance**

T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5.0 V ±10%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	C <sub>I</sub>			10	pF	f = 1 MHz
Data I/O capacitance	C <sub>I/O</sub>			10	pF	f = 1 MHz

**AC Characteristics**

T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5 V ±10%

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD4168-12		μPD4168-15		μPD4168-20			
		Min	Max	Min	Max	Min	Max		
Average V <sub>CC</sub> supply current, active	I <sub>CC1</sub>		65		60		55	mA	t <sub>C</sub> = t <sub>C</sub> (min)
Read, write, or refresh cycle time	t <sub>C</sub>	220		260		330		ns	
Access time from $\overline{CE}$	t <sub>CEA</sub>		120		150		200	ns	(Note 5)
Data off time from $\overline{CE}$	t <sub>CEZ</sub>		30		35		45	ns	(Note 6)
Access time from $\overline{OE}$	t <sub>OEA</sub>		45		55		70	ns	(Note 5)
Data off time from $\overline{OE}$	t <sub>OEZ</sub>		30		35		45	ns	(Note 6)
$\overline{CE}$ pulse width	t <sub>CE</sub>	120	10000	150	10000	200	10000	ns	
$\overline{CE}$ precharge time	t <sub>p</sub>	90		100		120		ns	
Address setup time to $\overline{CE}$	t <sub>ASC</sub>	0		0		0		ns	
Address hold time from $\overline{CE}$	t <sub>AHC</sub>	35		45		55		ns	
CS setup time to $\overline{CE}$	t <sub>CSC</sub>	0		0		0		ns	
CS hold time from $\overline{CE}$	t <sub>CHC</sub>	35		45		55		ns	
Data setup time to $\overline{CE}$ , early write	t <sub>DSC</sub>	-10		-10		-10		ns	
Data hold time from $\overline{CE}$ , early write	t <sub>DHC</sub>	90		100		120		ns	
Data setup time to $\overline{WE}$ , late write	t <sub>DSW</sub>	0		0		0		ns	
Data hold time from $\overline{WE}$ , late write	t <sub>DHW</sub>	50		60		70		ns	
$\overline{WE}$ setup time to $\overline{CE}$ , early write	t <sub>WSC</sub>	-30		-30		-30		ns	(Note 7)
$\overline{WE}$ hold time from $\overline{CE}$ , early write	t <sub>WHC</sub>	90		100		125		ns	
$\overline{WE}$ pulse duration	t <sub>WD</sub>	60		70		90		ns	
$\overline{CE}$ hold time from $\overline{WE}$ , late write	t <sub>CHW</sub>	90		105		135		ns	
$\overline{WE}$ setup time to $\overline{CE}$ , read cycle	t <sub>RCS</sub>	0		0		0		ns	
$\overline{WE}$ hold time from $\overline{CE}$ , read cycle	t <sub>RCH</sub>	0		0		0		ns	
$\overline{CE}$ hold time from $\overline{OE}$ , read cycle	t <sub>CHO</sub>	45		55		70		ns	
$\overline{OE}$ setup time to $\overline{CE}$ , write cycle	t <sub>OES</sub>	0		0		0		ns	
$\overline{OE}$ hold time from $\overline{CE}$ , write cycle	t <sub>OEH</sub>	0		0		0		ns	

## AC Characteristics (cont)


$T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD4168-12		μPD4168-15		μPD4168-20			
		Min	Max	Min	Max	Min	Max		
CE delay to RFSH, pulse refresh	$t_{CRD}$	50		65		80		ns	
RFSH pulse width, pulse refresh	$t_{RDP}$	50	4000	65	4000	80	4000	ns	
RFSH recovery time, pulse refresh	$t_{RPR}$	90		100		120		ns	
RFSH pulse width, self refresh	$t_{RDS}$	40		40		40		μs	(Note 8)
RFSH recovery time, self refresh	$t_{RSR}$	2		2		2		μs	
CE hold time from RFSH, self refresh	$t_{CSH}$	40		40		40		μs	
CE setup time to RFSH, self refresh	$t_{CSS}$	35		40		50		ns	
Transition time, rise and fall	$t_T$	3	50	3	50	3	50	ns	(Note 4)
Refresh period	$t_{REF}$		2		2		2	ms	
RFSH precharge time	$t_{RP}$	90		100		120		ns	
OE lead time to refresh cycle	$t_{OEL}$	170		210		260		ns	
WE lead time to refresh cycle	$t_{WEL}$	170		210		260		ns	
RFSH setup time to CE	$t_{RC}$	280		320		410		ns	

### Note:


- (1) All voltages referenced to GND (0V).
- (2) An initial pause of 2 ms is required after power up, followed by any 8  $\overline{\text{CE}}$  cycles and 64  $\overline{\text{RFSH}}$  cycles before proper device operation is achieved. Read, write, and external refresh cycles may be used as  $\overline{\text{CE}}$  dummy cycles for initialization. The 64 refresh dummy cycles can be performed before or after the 8  $\overline{\text{CE}}$  dummy cycles. Both dummy cycles must be within AC parameters. See figure 1, below.
- (3) AC measurements assume  $t_T = 5\text{ ns}$ .
- (4)  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring input signal timing. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- (5) Load = 2 TTL loads and 50 pF.
- (6)  $t_{CEZ}$  (max) and  $t_{OEZ}$  (max) define the time at which the output achieves the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
- (7)  $t_{WSC} \leq t_{WSC}(\text{min})$ , the cycle is a late write cycle.
- (8) A power down self-refresh cycle is initiated when the  $\overline{\text{RFSH}}$  input is active low for a period of 40 μs. The refresh interval is about 15.6 μs.

**Figure 1. Power-up Dummy Cycles**




Timing Waveforms

Read Cycle




83-00325A

Early Write Cycle




83-00328A

Late Write Cycle




83-00327A

External Refresh Cycle




83-00328A

Pulse Refresh Cycle after Read Cycle Complete



83-00329A


Pulse Refresh Cycle after Early Write Cycle Complete




83-003230A

## Timing Waveforms (cont)


### Pulse Refresh Cycle after Late Write Cycle Complete



### Pulse Refresh Cycle after External Refresh Cycle Complete



### Power-down Self Refresh







## PRELIMINARY INFORMATION

### Description

The NEC  $\mu$ PD42832 is a 32,768-word by 8-bit CMOS XRAM, designed to operate from a single +5V power supply. The NEC  $\mu$ PD42832 is termed an XRAM because it incorporates some of the best features of both SRAMs (non-multiplexed addresses, simple interface requirements) and DRAMs (the one-transistor core cell provides high density at low cost). Advanced circuitry, including sense amplifiers, provides wide operating margins and low power dissipation while maintaining high performance.

The incorporation of an internal refresh address counter and refresh multiplexer allows selection of one of three refresh modes. The self-refresh mode provides transparent refresh without system overhead.

The pulse refresh mode utilizes the internal refresh address counter; external refresh cycles use the 256 address combinations of  $A_0$ - $A_7$ .


### Features

- 32,768-word by 8-bit organization
- Single +5 V  $\pm 10\%$  power supply
- TTL/CMOS-compatible
- Low power dissipation:
  - 1.0 mA (standby,  $\overline{CE} = \overline{OE}/\overline{RFSH} = V_{IH}$ )
  - 0.5 mA (standby,  $\overline{CE} = \overline{OE}/\overline{RFSH} = V_{DD}$ )
  - 100  $\mu$ A (self-refresh,  $\mu$ PD42832-L)
- Available cycle types:
  - Memory cycles: read, write, read/modify/write
  - Refresh cycles: external refresh, pulse refresh, self-refresh
- 28-pin ROM-compatible plastic DIP ( $\mu$ PD42832C)
- 28-pin plastic miniflat package ( $\mu$ PD42832G)

### Performance Ranges

Device	Access Time	Cycle Time	Power Supply	
			Active	Standby
$\mu$ PD42832-10	100 ns	160 ns	60 mA	0.5 mA
$\mu$ PD42832-12	120 ns	190 ns	50 mA	0.5 mA
$\mu$ PD42832-15	150 ns	235 ns	40 mA	0.5 mA

### Pin Configuration



### Pin Identification


No.	Symbol	Function
1-10, 21, 23-26	$A_0$ - $A_{14}$	Address inputs
11-13, 15-19	I/O <sub>0</sub> -I/O <sub>7</sub>	Data inputs/outputs
14	GND	Ground
20	$\overline{CE}$	Chip enable
22	$\overline{OE}/\overline{RFSH}$	Output enable/Refresh
27	$\overline{WE}$	Write enable
28	$V_{DD}$	+5 V power supply

### Absolute Maximum Ratings

Voltage on any pin (except $V_{DD}$ )	-1.0 V to +7.0 V
Supply voltage, $V_{DD}$	-1.0 V to +7.0 V
Short circuit output current, $I_O$	50 mA
Power dissipation, $P_D$	1 W
Operating temperature, $T_{OPR}$	0°C to +70°C
Storage temperature, $T_{STG}$	-55°C to +125°C

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Block Diagram**



83-001783B

**DC Characteristics**

T<sub>A</sub> = 0 to +70°C; V<sub>DD</sub> = 5.0 V ± 10%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	V <sub>DD</sub>	4.5	5.0	5.5	V	
Input high voltage	V <sub>IH</sub>	2.4		5.5	V	
Input low voltage	V <sub>IL</sub>	-1.0		0.8	V	
Standby current	I <sub>DD2</sub>		1.0		mA	CE = OE/RFSH = V <sub>IH</sub>
Standby current	I <sub>DD2</sub>		0.5		mA	CE = OE/RFSH = V <sub>DD</sub>
Self refresh	I <sub>DD3</sub>		(1)		mA	OE/RFSH = 0 V, CE = V <sub>DD</sub>
Input leakage current	I <sub>I(L)</sub>	-10		10	μA	V <sub>IN</sub> = 0 to 5.5 V, all other pins not under test = 0 V
I/O leakage current	I <sub>O(L)</sub>	-10		10	μA	I/O = High-Z, V <sub>OUT</sub> = 0 to 5.5 V
Output high voltage	V <sub>OH</sub>	2.4		V <sub>DD</sub>	V	I <sub>OH</sub> = -1.0 mA
Output low voltage	V <sub>OL</sub>	0		0.4	V	I <sub>OL</sub> = 4.0 mA

**Note:**

- (1) μPD42832C-10/12/15, μPD42832G-10/12/15: I<sub>DD3</sub> = 1.5 mA;  
 μPD42832C-10L/12L/15L, μPD42832G-10L/12L/15L:  
 I<sub>DD3</sub> = 0.1 mA;

**Capacitance**

T<sub>A</sub> = 25°C, f = 1 MHz

Parameter	Symbol	Limits			Unit
		Min	Typ	Max	
I/O capacitance	C <sub>I/O</sub>			10	pF
Input capacitance	C <sub>I</sub>			7	pF

**Truth Table**

Mode	CE	WE	OE/RFSH	I/O PIN
Standby	High	X	High	High-Z
Refresh	High	X	Low	High-Z
Read	Low	High	Low	D <sub>OUT</sub>
External refresh	Low	High	High	High-Z
Write	Low	Low	High	D <sub>IN</sub>

## AC Characteristics

T<sub>A</sub> = 0°C to +70°C; V<sub>DD</sub> = 5.0 V ±10%

Parameter	Symbol	μPD42832-10		μPD42832-12		μPD42832-15		Unit
		Min	Max	Min	Max	Min	Max	
Operating current(1)	I <sub>DD1</sub>		60		50		40	mA
Refresh current(2)	I <sub>DD4</sub>		60		50		40	mA
Pulse refresh current(3)	I <sub>DD5</sub>		60		50		40	mA
Random read or write cycle time	t <sub>RC</sub>	160		190		235		ns
CE access time	t <sub>CEA</sub>		100		120		150	ns
Chip disable to output in high-Z	t <sub>CHZ</sub>	0	30	0	35	0	40	ns
OE access time	t <sub>OEA</sub>		30		35		40	ns
Output disable to output in high-Z	t <sub>OHZ</sub>	0	30	0	35	0	40	ns
CE to output in low-Z	t <sub>CLZ</sub>	10		10		10		ns
OE to output in low-Z	t <sub>OLZ</sub>	5		5		5		ns
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns
CE precharge time	t <sub>P</sub>	50		60		75		ns
CE pulse width	t <sub>CE</sub>	100	10000	120	10000	150	10000	ns
Address setup time before CE low	t <sub>ASC</sub>	0		0		0		ns
Address hold time after CE low	t <sub>AHC</sub>	25		30		40		ns
OE hold time after CE low	t <sub>OHC</sub>	0		0		0		ns
OE setup time before CE low	t <sub>OSC</sub>	10		10		10		ns
Read command setup time before CE low	t <sub>RCS</sub>	0		0		0		ns
Read command hold time after CE high	t <sub>RCH</sub>	0		0		0		ns
Write command hold time after CE low	t <sub>WCH</sub>	70		85		105		ns
Write command pulse width	t <sub>WP</sub>	70		85		105		ns
Write command to CE lead time	t <sub>CWL</sub>	70		85		105		ns
Data setup time before WE high	t <sub>DSW</sub>	60		75		95		ns
Data hold time after WE high	t <sub>DHW</sub>	0		0		0		ns
Data setup time before CE high	t <sub>DSC</sub>	60		75		95		ns
Data hold time after CE high	t <sub>DHC</sub>	0		0		0		ns
WE to output in high-Z	t <sub>WHZ</sub>	0	30	0	35	0	40	ns
Output active from end of write	t <sub>WLZ</sub>	10		10		10		ns
Read/Write cycle time	t <sub>RWC</sub>	250		295		365		ns
CE to RFSH delay time	t <sub>RFD</sub>	50		60		75		ns
RFSH pulse width in pulse refresh	t <sub>FAP</sub>	80	1000	80	1000	80	1000	ns
RFSH precharge time	t <sub>FP</sub>	30		30		30		ns
Pulse refresh cycle time	t <sub>FC</sub>	160		190		235		ns
RFSH to CE setup time after pulse refresh	t <sub>FCE</sub>	190		225		275		ns
RFSH to CE delay time after pulse refresh	t <sub>FSR</sub>	80		95		115		ns
RFSH pulse width in self refresh	t <sub>FAS</sub>	8000		8000		8000		ns
RFSH to CE delay after self refresh	t <sub>FRS</sub>	190		225		275		ns
Refresh period	t <sub>REF</sub>		4		4		4	ms


Note: (1) t<sub>RC</sub> = t<sub>RC</sub> (min); I<sub>O</sub> = 0 mA

(2) t<sub>RC</sub> = t<sub>RC</sub> (min); OE/RFSH = WE = V<sub>IH</sub>

(3) t<sub>FC</sub> = t<sub>FC</sub> (min); CE = V<sub>IH</sub>


**Timing Waveforms**

**Read Cycle**




83-001764A

**Write Cycle**




83-001765A

**External Refresh Cycle**




83-001767A

**Pulse Refresh Cycle**



83-001768A


**Self Refresh Cycle**



83-001769A

## Timing Waveform (cont)

### Read/Modify/Write Cycle





**MOS STATIC RAMs**

**7**



## Section 7 — MOS Static RAM

		Page
$\mu$ PD446	2,048 x 8-Bit Static CMOS RAM .....	7-1
$\mu$ PD449	2,048 x 8-Bit Static CMOS RAM .....	7-5
$\mu$ PD2147A	4,096 x 1-Bit Static NMOS RAM .....	7-9
$\mu$ PD2149	1,024 x 4-Bit Static NMOS RAM .....	7-13
$\mu$ PD4016	2,048 x 8-Bit Static NMOS RAM .....	7-17
$\mu$ PD4311	16,384 x 1-Bit Static MIX-MOS RAM .....	7-21
$\mu$ PD4314	4,096 x 4-Bit Static MIX-MOS RAM .....	7-25
$\mu$ PD4361	65,536 x 1-Bit Static MIX-MOS RAM .....	7-29
$\mu$ PD4362	16,384 x 4-Bit Static MIX-MOS RAM .....	7-35
$\mu$ PD4364	8,192 x 8-Bit Static MIX-MOS RAM .....	7-39
$\mu$ PD4464	8,192 x 8-Bit Static CMOS RAM .....	7-45
$\mu$ PD43256	32,768 x 8-Bit Static MIX-MOS RAM .....	7-51

### Description

The  $\mu$ PD446 is a high-speed, low-power, 2048-word by 8-bit static CMOS RAM fabricated with advanced silicon-gate CMOS technology. A unique circuitry technique makes the  $\mu$ PD446 a very low operating power device which requires no clock or refreshing to operate. Minimum standby power current is drawn by this device when  $\overline{CS}$  equals  $V_{CC}$  independently of the other input levels. Data retention is guaranteed at a power supply voltage as low as 2 V.


The  $\mu$ PD446 has a standard 24-pin dual-in-line package and is plug-in compatible with 16K EPROMs.

The  $\mu$ PD446 is also packaged in a miniflat package providing high density application.

### Features

- Single +5V supply
- Fully static operation — no clock or refreshing required
- TTL compatible — all inputs and outputs
- Common I/O using three-state output
- $\overline{OE}$  eliminates need for external bus buffers
- Max access/min cycle times down to 150 ns
- Low power dissipation
  - Active: 38 mA max
  - Standby: 10  $\mu$ A max
- Data retention voltage: 2 V min
- Operating temperature range: -40°C to +85°C
- Standard 24-pin plastic package ( $\mu$ PD446C)
- Plug-in compatible with 16K EPROMs ( $\mu$ PD446C)
- Miniflat package for high density application ( $\mu$ PD446G)
- L version
  - Standby current 1.0  $\mu$ A max at 60°C for battery backup operation

### Pin Configuration



83-001639A

### Pin Identification

No.	Symbol	Function
1-8, 19, 22, 23	$A_0$ - $A_{10}$	Address input
9-11, 13-17	$I/O_1$ - $I/O_8$	Data input/output
18	$\overline{CS}$	Chip select
20	$\overline{OE}$	Output enable
21	$\overline{WE}$	Write enable
24	$V_{CC}$	Power (+5 V)
12	GND	GND

### Performance Ranges

Device	Access Time (Max)	Cycle Time (Min)	Power Supply (Max)	
			Active	Standby
$\mu$ PD446C-3, 446G-15	150 ns	150 ns	38 mA	(Note 1)
$\mu$ PD446C-2, 446G-20	200 ns	200 ns	30 mA	(Note 1)
$\mu$ PD446C-1, 446G-25	250 ns	250 ns	26 mA	(Note 1)
$\mu$ PD446C, 446G-45	450 ns	450 ns	18 mA	(Note 1)

#### Note:

(1)  $\mu$ PD446C-L/-1L/-2L/-3L,  $\mu$ PD446G-45L/25L/20L/15L

$T_A = 25^\circ\text{C}$ , 0.2  $\mu$ A

$T_A = 60^\circ\text{C}$ , 1.0  $\mu$ A

$T_A = 85^\circ\text{C}$ , 10  $\mu$ A


$\mu$ PD446C/-1/-2/-3,  $\mu$ PD446G-45/25/20/15

$T_A = 25^\circ\text{C}$ , 1.0  $\mu$ A

$T_A = 60^\circ\text{C}$ , 5.0  $\mu$ A

$T_A = 85^\circ\text{C}$ , 10  $\mu$ A

**Block Diagram**



**Recommended DC Operating Conditions**

$T_A = -40$  to  $+85^\circ\text{C}$

Parameter	Symbol	Limits			Unit
		Min	Typ	Max	
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
Input voltage low	$V_{IL}$	-0.3		0.8	V
Input voltage high	$V_{IH}$	2.2		$V_{CC} + 0.3$	V

**DC Characteristics**

$T_A = -40$  to  $85^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input leakage current	$I_{LI}$		1		$\mu\text{A}$	$V_{IN} = 0\text{V to } V_{CC}$
I/O leakage current	$I_{LO}$		1		$\mu\text{A}$	$V_{I/O} = 0\text{V to } V_{CC}$ $\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$
Operating supply current	$I_{CCA1}$		(1)	(1)	mA	$\overline{CS} = V_{IL}$ , $I_{I/O} = 0\text{V min cycle}$
Operating supply current	$I_{CCA2}$		5	10	mA	$\overline{CS} = V_{IL}$ , $I_{I/O} = 0\text{V DC current}$
Standby supply current	$I_{CCS}$		0.02	(2)	$\mu\text{A}$	$\overline{CS} = V_{CC} - 0.2\text{V}$ , $V_{IN} = 0\text{V to } V_{CC}$
Output voltage low	$V_{OL}$			0.4	V	$I_{OL} = 2.0\text{mA}$
Output voltage high	$V_{OH}$	2.4			V	$I_{OH} = -1.0\text{mA}$

**Notes:**

- (1)  $\mu\text{PD446C-3/3L}$ ,  $\mu\text{PD446G-15/15L}$ : 25 mA typ, 38 mA max  
 $\mu\text{PD446C-2/2L}$ ,  $\mu\text{PD446G-20/20L}$ : 20 mA typ, 30 mA max  
 $\mu\text{PD446C-1/1L}$ ,  $\mu\text{PD446G-25/25L}$ : 18 mA typ, 26 mA max  
 $\mu\text{PD446C/-L}$ ,  $\mu\text{PD446G-45/45L}$ : 12 mA typ, 18 mA max
- (2)  $\mu\text{PD446C-L/-1L/-2L/-3L}$ ,  $\mu\text{PD446G-45L/25L/20L/15L}$   
 $T_A = 25^\circ\text{C}$ ,  $0.2\mu\text{A}$   
 $T_A = 60^\circ\text{C}$ ,  $1.0\mu\text{A}$   
 $T_A = 85^\circ\text{C}$ ,  $10\mu\text{A}$   
 $\mu\text{PD446C/-1/-2/-3}$ ,  $\mu\text{PD446G-45/25/20/15}$   
 $T_A = 25^\circ\text{C}$ ,  $1.0\mu\text{A}$   
 $T_A = 60^\circ\text{C}$ ,  $5.0\mu\text{A}$   
 $T_A = 85^\circ\text{C}$ ,  $10\mu\text{A}$

**Absolute Maximum Ratings**

Power supply voltage, $V_{CC}$	7.0 V
Input voltage, $V_{IN}$	$-0.3$ to $V_{CC} + 0.3\text{V}$
Output voltage, $V_{OUT}$	$-0.3$ to $V_{CC} + 0.3\text{V}$
Operating temperature, $T_{OPR}$	$-40$ to $85^\circ\text{C}$
Storage temperature, $T_{STG}$	$-55$ to $125^\circ\text{C}$

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

$T_A = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{IN}$		6		pF	$V_{IN} = 0\text{V}$
Input/output capacitance	$C_{I/O}$		8		pF	$V_{I/O} = 0\text{V}$

## AC Characteristics

T<sub>A</sub> = -40 to 85°C, V<sub>CC</sub> = 5 V ± 10%

Parameter	Symbol	μPD446C-3 μPD446G-15		μPD446C-2 μPD446G-20		μPD446C-1 μPD446G-25		μPD446C μPD446G-45		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
<b>Read Cycle</b>										
Read cycle time	t <sub>RC</sub>	150		200		250		450		ns
Address access time	t <sub>AA</sub>		150		200		250		450	ns
Chip select access time	t <sub>ACS</sub>		150		200		250		450	ns
Output enable to output valid	t <sub>OE</sub>		75		100		120		150	ns
Output hold from address change	t <sub>OH</sub>	15		15		15		15		ns
Chip select to output in Lo-Z	t <sub>CLZ</sub>	10		10		10		10		ns
Output enable to output in Lo-Z	t <sub>OLZ</sub>	5		5		5		5		ns
Chip deselect to output in Hi-Z	t <sub>CHZ</sub>		50		60		80		100	ns
Output disable to output in Hi-Z	t <sub>OHZ</sub>		50		60		80		100	ns
<b>Write Cycle</b>										
Write cycle time	t <sub>WC</sub>	150		200		250		450		ns
Chip select to end of write	t <sub>CW</sub>	120		150		180		210		ns
Address valid to end of write	t <sub>AW</sub>	120		150		180		210		ns
Address setup time	t <sub>AS</sub>	0		0		0		0		ns
Write pulse width	t <sub>WP</sub>	90		120		150		180		ns
Write recovery time	t <sub>WR</sub>	0		0		0		0		ns
Data valid to end of write	t <sub>DW</sub>	50		60		80		100		ns
Data hold time	t <sub>DH</sub>	0		0		0		0		ns
Write enable to output in Hi-Z	t <sub>WHZ</sub>		50		60		80		100	ns
Output active from end of write	t <sub>OW</sub>	10		10		10		10		ns

## AC Test Conditions


Input pulse levels	0.8 to 2.2 V
Input pulse rise and fall time	10 ns
Timing reference levels	1.5 V
Output load	1 TTL + 100 pF

## Truth Table

CS	OE	WE	MODE	I/O	I <sub>CC</sub>
H	X	X	Not selected	Hi-Z	Standby
L	H	H	Not selected	Hi-Z	Active
L	L	H	Read	D <sub>OUT</sub>	Active
L	X	L	Write	D <sub>IN</sub>	Active


## Timing Waveforms

### Read Cycle No. 1




**Timing Waveforms (cont)**


**Read Cycle No. 2**



**Write Cycle No. 1**



**Write Cycle No. 2**



**Low VCC Data Retention Characteristics**


TA = -40 to 85°C

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Data retention supply voltage	VCCDR	2.0			V	VIN = 0 V to VCC, CS = VCC
Data retention supply current	ICCDR		0.01	(1)	μA	VIN = 0 V to VCC, CS = VCC, VCC = 3.0 V
Chip deselection to data retention mode	tCDR	0			ns	
Operation recovery time	tR	tRC			ns	

**Note:**

- (1) μPD446C-L/-1L/-2L/-3L, μPD446G-45L/25L/20L/15L  
 TA = 25°C, 0.2 μA  
 TA = 60°C, 1.0 μA  
 TA = 85°C, 10 μA  
 μPD446C/-1/-2/-3, μPD446G-45/25/20/15  
 TA = 25°C, 1.0 μA  
 TA = 60°C, 5.0 μA  
 TA = 85°C, 10 μA

**Low VCC Data Retention**



### Description


The μPD449 is a high-speed, low-power, 2048-word by 8-bit static CMOS RAM fabricated with advanced silicon-gate CMOS technology. A unique circuitry technique makes the μPD449 a very low operating power device which requires no clock or refreshing to operate. Since the device has two chip enable inputs, it is suited for battery backup applications. Minimum standby power current is drawn by this device when  $\overline{CE}_1$  or  $\overline{CE}_2$  equals  $V_{CC}$  independently of the other input levels. Data retention is guaranteed at a power supply voltage as low as 2V.

The μPD449 has a standard 24-pin dual-in-line package and is plug-in compatible with 16K EPROMs.

### Features

- Single +5 V supply
- Fully static operation — no clock or refreshing required
- TTL compatible — all inputs and outputs
- Common I/O using three-state output
- Two chip enable inputs for battery backup application
- Max access/min cycle times down to 150 ns
- Low power dissipation,
  - Active: 38 mA max
  - Standby: 10 μA max
- Data retention voltage: 2 V min
- Operating temperature range: -40 to +85°C
- Standard 24-pin plastic package
- Plug-in compatible with 16K EPROMs
- L version
  - Standby current 1.0 μA max at 60°C for battery backup operation

### Pin Configuration



83-001645A

### Pin Identification

No.	Symbol	Function
1-8, 19, 22, 23	$A_0$ - $A_{10}$	Address input
9-11, 13-17	$I/O_1$ - $I/O_8$	Data input/output
20, 18	$\overline{CE}_1$ , $\overline{CE}_2$	Chip enable input
21	$\overline{WE}$	Write enable input
24	$V_{CC}$	Power (+5 V)
12	GND	GND

### Performance Ranges

Device	Access Time (Max)	Cycle Time (Min)	Power Supply (Max)	
			Active	Standby
μPD449C-3	150 ns	150 ns	38 mA	(Note 1)
μPD449C-2	200 ns	200 ns	30 mA	(Note 1)
μPD449C-1	250 ns	250 ns	26 mA	(Note 1)
μPD449C	450 ns	450 ns	18 mA	(Note 1)

#### Note:

(1) μPD449C-L/-1L/-2L/-3L

$T_A = 25^\circ\text{C}$ , 0.2 μA

$T_A = 60^\circ\text{C}$ , 1.0 μA

$T_A = 85^\circ\text{C}$ , 10 μA

μPD449C/-1/-2/-3


$T_A = 25^\circ\text{C}$ , 1.0 μA

$T_A = 60^\circ\text{C}$ , 5.0 μA

$T_A = 85^\circ\text{C}$ , 10 μA



**Block Diagram**



83-001646B

**Absolute Maximum Ratings**

Power supply voltage, $V_{CC}$	7.0 V
Input voltage, $V_{IN}$	-0.3 to $V_{CC} + 0.3$ V
Output voltage, $V_{OUT}$	-0.3 to $V_{CC} + 0.3$ V
Operating temperature, $T_{OPR}$	-40 to +85°C
Storage temperature, $T_{STG}$	-55 to +125°C

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

$T_A = 25^\circ\text{C}$ ,  $f = 1$  MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{IN}$		6		pF	$V_{IN} = 0$ V
Input/output capacitance	$C_{I/O}$		8		pF	$V_{I/O} = 0$ V

**Recommended DC Operating Conditions**

$T_A = -40$  to  $+85^\circ\text{C}$

Parameter	Symbol	Limits			Unit
		Min	Typ	Max	
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
Input voltage low	$V_{IL}$	-0.3		0.8	V
Input voltage high	$V_{IH}$	2.2		$V_{CC} + 0.3$	V

**Truth Table**

$\overline{CE}_1$	$\overline{CE}_2$	WE	MODE	I/O	$I_{CC}$
X	H	X	Not selected	Hi-Z	Standby
H	X	X	Not selected	Hi-Z	Standby
L	L	H	Read	$D_{OUT}$	Active
L	L	L	Write	$D_{IN}$	Active

**AC Test Conditions**

Input pulse levels	0.8 to 2.2 V
Input pulse rise and fall time	10 ns
Timing reference levels	1.5 V
Output load	1 TTL +100 pF

## DC Characteristics

T<sub>A</sub> = -40 to +85°C, V<sub>CC</sub> = 5 V ± 10%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input leakage current	I <sub>LI</sub>			1	μA	V <sub>IN</sub> = 0 V to V <sub>CC</sub>
I/O leakage current	I <sub>LO</sub>			1	μA	V <sub>I/O</sub> = 0 V to V <sub>CC</sub> , CE <sub>1</sub> or CE <sub>2</sub> = V <sub>IH</sub> or WE = V <sub>IL</sub>
Operating supply current	I <sub>CCA1</sub>	(1)	(1)		mA	CE <sub>1</sub> and CE <sub>2</sub> = V <sub>IL</sub> , I <sub>I/O</sub> = 0, min cycle
Operating supply current	I <sub>CCA2</sub>	5	10		mA	CE <sub>1</sub> and CE <sub>2</sub> = V <sub>IL</sub> , I <sub>I/O</sub> = 0 DC current
Standby supply current	I <sub>SB</sub>	0.02	(2)		μA	CE <sub>1</sub> or CE <sub>2</sub> ≥ V <sub>CC</sub> - 0.2 V, other CE input ≤ 0.2 V or ≥ V <sub>CC</sub> - 0.2 V, V <sub>IN</sub> = 0 V to V <sub>CC</sub>

## DC Characteristics (cont)

T<sub>A</sub> = -40 to +85°C, V<sub>CC</sub> = 5 V ± 10%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output voltage low	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 2.0 mA
Output voltage high	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -1.0 mA

### Notes:

- (1) μPD449C-3/3L, 25 mA typ, 38 mA max  
μPD449C-2/2L, 20 mA typ, 30 mA max  
μPD449C-1/1L, 18 mA typ, 26 mA max  
μPD449C-L, 12 mA typ, 18 mA max
- (2) μPD449C-L/-1L/-2L/-3L  
T<sub>A</sub> = 25°C, 0.2 μA max  
T<sub>A</sub> = 60°C, 1.0 μA max  
T<sub>A</sub> = 85°C, 10 μA max  
μPD449C/-1/-2/-3  
T<sub>A</sub> = 25°C, 1.0 μA max  
T<sub>A</sub> = 60°C, 5.0 μA max  
T<sub>A</sub> = 85°C, 10 μA max

## AC Characteristics


T<sub>A</sub> = -40 to +85°C, V<sub>CC</sub> = 5 V ± 10%

Parameter	Symbol	μPD449-3		μPD449-2		μPD449-1		μPD449		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
<b>Read Cycle</b>										
Read cycle time	t <sub>RC</sub>	150		200		250		450		ns
Address access time	t <sub>A</sub>		150		200		250		450	ns
Chip enable (CE <sub>1</sub> ) to output valid	t <sub>CO1</sub>		150		200		250		450	ns
Chip enable (CE <sub>2</sub> ) to output valid	t <sub>CO2</sub>		150		200		250		450	ns
Output hold from address change	t <sub>OH</sub>	15		15		15		15		ns
Chip enable (CE <sub>1</sub> ) to output in Lo-Z	t <sub>LZ1</sub>	5		5		5		5		ns
Chip enable (CE <sub>2</sub> ) to output in Lo-Z	t <sub>LZ2</sub>	5		5		5		5		ns
Chip enable (CE <sub>1</sub> ) to output in Hi-Z	t <sub>HZ1</sub>		50		60		80		100	ns
Chip enable (CE <sub>2</sub> ) to output in Hi-Z	t <sub>HZ2</sub>		50		60		80		100	ns
<b>Write Cycle</b>										
Write cycle time	t <sub>WC</sub>	150		200		250		450		ns
Chip enable (CE <sub>1</sub> ) to end of write	t <sub>CW1</sub>	120		150		180		210		ns
Chip enable (CE <sub>2</sub> ) to end of write	t <sub>CW2</sub>	120		150		180		210		ns
Address setup time	t <sub>AW</sub>	0		0		0		0		ns
Write pulse width	t <sub>WP</sub>	90		120		150		180		ns
Write recovery time	t <sub>WR</sub>	0		0		0		0		ns
Data valid to end of write	t <sub>DW</sub>	50		60		80		100		ns
Data hold time	t <sub>DH</sub>	0		0		0		0		ns
Write enable to output in Hi-Z	t <sub>WZ</sub>		50		60		80		100	ns
Output active from end of write	t <sub>OW</sub>	10		10		10		10		ns




### Timing Waveforms

#### Read Cycle (Address Access)



83-001647A

#### Write Cycle (Address Access)



83-001648A

### Low VCC Data Retention Characteristics


$T_A = -40$  to  $+85^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Data retention supply voltage	$V_{CCDR}$	2.0			V	$V_{IN} = 0\text{ V to }V_{CC}$ , $CE_1$ or $CE_2 = V_{CC}$
Data retention supply current	$I_{CCDR}$		0.01	(1)	$\mu\text{A}$	$V_{IN} = 0\text{ V to }V_{CC}$ , $CE_1$ or $CE_2 = V_{CC}$ , other CE input = $0\text{ V or }V_{CC}$ , $V_{IN} = 0\text{ V to }V_{CC}$ , $V_{CC} = 3.0\text{ V}$
Chip deselection to data retention mode	$t_{CDR}$	0			ns	
Operation recovery time	$t_R$		$t_{RC}$		ns	

**Note:**

- (1)  $\mu\text{PD449C-L/-1L/-2L/-3L}$   
 $T_A = 25^\circ\text{C}$ ,  $0.2\ \mu\text{A}$  max  
 $T_A = 60^\circ\text{C}$ ,  $1.0\ \mu\text{A}$  max  
 $T_A = 85^\circ\text{C}$ ,  $10\ \mu\text{A}$  max
- $\mu\text{PD449C/-1/-2/-3}$   
 $T_A = 25^\circ\text{C}$ ,  $1.0\ \mu\text{A}$  max  
 $T_A = 60^\circ\text{C}$ ,  $5.0\ \mu\text{A}$  max  
 $T_A = 85^\circ\text{C}$ ,  $10\ \mu\text{A}$  max

#### Data Retention Timing Chart



83-001649A

### Description

The  $\mu$ PD2147A is a 4096-bit static Random Access Memory organized as 4096 words by 1 bit, using a scaled MOS technology. It uses a uniquely innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. To the user this means low standby power dissipation without the need for clocks, address setup and hold times, nor reduced data rates due to cycle times that are longer than access times.

$\overline{CS}$  controls the power-down feature. In less than a cycle time after  $\overline{CS}$  goes high — deselection the  $\mu$ PD2147A — the part automatically reduces its power requirements and remains in this low power standby mode as long as  $\overline{CS}$  remains high. This device feature results in system power savings as great as 85% in larger systems, where the majority of devices are deselected.

The  $\mu$ PD2147A is placed in an 18-pin cerdip package configured with the industry standard 2147 pinout. It is directly TTL compatible in all respects: input, output, and a single +5V supply. The data is read out nondestructively and has the same polarity as the input data. A data input and a separate three-state output are used.

### Features


- Pinout, Function, and Power Compatible to Industry Standard 2147
- Scaled MOS Technology
- Completely Static Memory — No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Single +5V Supply
- Direct Performance Upgrade for 2147
- Automatic Power-Down
- High Density 18-Pin Package
- Directly TTL Compatible — All Input and Output
- Separate Data Input and Output
- Three-State Output
- 3 performance ranges:

Device	Max Access Time	Supply Current	
		Active	Standby
$\mu$ PD2147A-25	25 ns	160 mA	20 mA
$\mu$ PD2147A-35	35 ns	160 mA	20 mA
$\mu$ PD2147A-45	45 ns	160 mA	20 mA

### Truth Table

$\overline{CS}$	$\overline{WE}$	Mode	Output	Power
H	X	Not Selected	High Z	Standby
L	L	Write	High Z	Active
L	H	Read	$D_{OUT}$	Active


### Pin Configuration



### Pin Identification

No.	Pin	Symbol	Function
1-6, 17-12		$A_0$ - $A_{11}$	Address Inputs
7		$D_{OUT}$	Data Output
8		$\overline{WE}$	Write Enable
9		GND	Ground
10		$\overline{CS}$	Chip Select
11		$D_{IN}$	Data Input
18		$V_{CC}$	Power (+5V)

### Block Diagram



### Absolute Maximum Ratings\*

Operating Temperature	-10°C to +85°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin	-3.5V to +7V ①
DC Output Current	20mA
Power Dissipation	1.2W

Note: ① with respect to ground

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC and Operating Characteristics

$T_A = 0^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5\text{V} \pm 10\%\text{①}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ②	Max		
Input Load Current (All Input Pins)	$I_{LI}$	0.01	10		$\mu\text{A}$	$V_{CC} = \text{Max}, V_{IN} = \text{GND to } V_{CC}$
Output Leakage Current	$I_{LO}$	0.01	10		$\mu\text{A}$	$CS = V_{IH}, V_{CC} = \text{Max}, V_{OUT} = \text{GND to } V_{CC}$
Operating Current	$I_{CC}$	120	150	160	$\text{mA}$	$T_A = 25^\circ\text{C}, V_{CC} = \text{Max}, CS = V_{IL}, T_A = 0^\circ\text{C}$ Output Open
Standby Current	$I_{SB}$	12	20		$\text{mA}$	$V_{CC} = \text{Min to Max}, CS = V_{IH}$
Peak Power-On Current	$I_{PO}$ ③	25	50		$\text{mA}$	$V_{CC} = \text{GND to } V_{CC} = \text{Min}, CS = \text{Lower to } V_{CC} \text{ or } V_{IH} \text{ Min}$
Input Low Voltage	$V_{IL}$	-3.0	0.8		V	
Input High Voltage	$V_{IH}$	2.0	6.0		V	
Output Low Voltage	$V_{OL}$		0.4		V	$I_{OL} = 8 \text{ mA}$
Output High Voltage	$V_{OH}$	2.4			V	$I_{OH} = -4.0 \text{ mA}$
Output Short Circuit Current	$I_{OS}$		$\pm 130$		$\text{mA}$	$V_{OUT} = \text{GND to } V_{CC}$

- Notes: ① The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.  
 ② Typical limits are  $V_{CC} = 5\text{V}, T_A = +25^\circ\text{C}$ , and specified loading.  
 ③ A pull-up resistor to  $V_{CC}$  on the CS input is required to keep the device deselected; otherwise, power-on current approaches  $I_{CC}$  active.

### AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 1

### Capacitance

$T_A = 25^\circ\text{C}; f = 1.0 \text{ MHz}$ ①

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Typ		
Input Capacitance	$C_{IN}$		5	$\text{pF}$	$V_{IN} = 0\text{V}$
Output Capacitance	$C_{OUT}$		6	$\text{pF}$	$V_{OUT} = 0\text{V}$

Note: ① This parameter is sampled and not 100% tested.

Figure 1. Loading Conditions Test Circuit





Figure 2. Input Pulse Test Circuit



## AC Characteristics

### Read Cycle

$T_A = 0^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5V \pm 10\%$ , unless otherwise noted.


Parameter	Symbol	Limits						Unit	Test Conditions
		μPD2147A-25		μPD2147A-35		μPD2147A-45			
		Min	Max	Min	Max	Min	Max		
Read Cycle Time	$t_{RC}$ ①	25	35	45			ns		
Address Access Time	$t_{AA}$	25	35	45			ns		
Chip Select Access Time	$t_{ACS}$	25	35	45			ns		
Output Hold From Address Change	$t_{OH}$	5	5	5			ns		
Chip Select to Output in Low Z	$t_{LZ}$ ②	5	5	5			ns	③	
Chip Deselection to Output in High Z	$t_{HZ}$ ②	0	20	0	30	0	30	ns	④
Chip Selection to Power-Up Time	$t_{PU}$	0	0	0			ns		
Chip Selection to Power-Down Time	$t_{PD}$	20	20	20			ns		

## Write Cycle


Parameter	Symbol	Limits						Unit	Test Conditions
		μPD2147A-25		μPD2147A-35		μPD2147A-45			
		Min	Max	Min	Max	Min	Max		
Write Cycle Time②	$t_{WC}$	25	35	45			ns		
Chip Selection to End of Write	$t_{CW}$	25	35	45			ns		
Address Valid to End of Write	$t_{AW}$	25	35	45			ns		
Address Setup Time	$t_{AS}$	0	0	0			ns		
Write Pulse Width	$t_{WP}$	20	20	25			ns		
Write Recovery Time	$t_{WR}$	0	0	0			ns		
Data Valid to End of Write	$t_{DW}$	20	20	25			ns		
Data Hold Time	$t_{DH}$	10	10	10			ns		
Write Enabled to Output in High Z	$t_{WZ}$	0	15	0	20	0	25	ns	③
Output Active From End of Write	$t_{OW}$	0	0	0			ns	④	

## Timing Waveforms

Read Cycle No. 1 ⑤⑥




Read Cycle No. 2 ⑤⑦




### Notes:

- ① All Read Cycle timings are referenced from the last valid address to the first transitioning address.
- ② At any given temperature and voltage condition,  $t_{RC}$  max is less than  $t_{LZ}$  min, both for a given device and from device to device.
- ③ Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Figure 2.
- ④ Transition is measured at  $V_{OL} + 200\text{mV}$  and  $V_{OH} - 200\text{mV}$  with specified loading in Figure 2.
- ⑤ WE is high for Read Cycles.
- ⑥ Device is continuously selected,  $\overline{CS} = V_{IL}$ .
- ⑦ Addresses valid prior to or coincident with CS transition low.

Write Cycle No. 1 ( $\overline{WE}$  Controlled) ⑤



Write Cycle No. 2 ( $\overline{CS}$  Controlled) ⑤



### Notes:

- ① If CS goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.
- ② All Write Cycle timings are referenced from the last valid address to the first transitioning address.
- ③ Transition is measured at  $V_{OL} + 200\text{mV}$  and  $V_{OH} - 200\text{mV}$  with specified loading in Figure 2.
- ④ Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Figure 2.
- ⑤ CS or WE must be high during address transitions.



### Description

The  $\mu$ PD2149 is a 4096-bit static Random Access Memory organized as 1024 words by 4 bits. Using a scaled NMOS technology, it incorporates an innovative design approach which provides the ease-of-use features associated with non-clocked static memories.

The  $\mu$ PD2149 is encapsulated in an 18-pin ceramic package configured with the industry standard pinout. It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. The data is read out non-destructively and has the same polarity as the input data.


### Features

- Completely static memory - no clock or timing strobe required
- Equal access and cycle times, faster chip select access
- Single +5 V supply
- High density 18-pin package
- Directly TTL compatible - all inputs and outputs
- Common input and output
- Three-state outputs
- Power dissipation: 180 mA max

### Performance Ranges

Device	Address Access Time (Max)	$\overline{CS}$ Access Time (Max)
$\mu$ PD2149-2	35 ns	15 ns
$\mu$ PD2149-1	45 ns	20 ns
$\mu$ PD2149	55 ns	25 ns


### Pin Configuration



### Pin Identification

No.	Symbol	Function
1-7, 15-17	$A_0$ - $A_9$	Address inputs
8	$\overline{CS}$	Chip select input
9	GND	Ground
10	WE	Write enable input
11-14	I/O <sub>1</sub> -I/O <sub>4</sub>	Data input/output
18	V <sub>CC</sub>	+5 V Power supply

### Block Diagram



### Absolute Maximum Ratings

Operating temperature, $T_{OPR}$	-10 to +85°C
Storage temperature, $T_{STG}$	-65 to +150°C
Voltage on any pin	-1.5 to +7.0 V
DC output current	20 mA
Power dissipation, $P_D$	1.2 W

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC Characteristics

$T_A = 0$  to  $70^\circ\text{C}$ ;  $V_{CC} = +5\text{ V} \pm 10\%$

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
Input leakage current	$I_{LI}$		+10	$\mu\text{A}$	$V_{IN} = \text{GND to } V_{CC}$
Output leakage current	$I_{LO}$		+50	$\mu\text{A}$	$\overline{CS} = V_{IH}$ , $V_{OUT} = \text{GND to } 4.5\text{ V}$
Power supply current	$I_{CC}$		180	mA	$V_{IN} = V_{CC}$ , I/O = open
Input low voltage	$V_{IL}$		0.8	V	
Input high voltage	$V_{IH}$	2.1	$V_{CC}$	V	
Output low voltage	$V_{OL}$		0.4	V	$I_{OL} = 8\text{ mA}$
Output high voltage	$V_{OH}$	2.4		V	$I_{OH} = -4\text{ mA}$
Output short circuit current	$I_{OS}$		$\pm 200$	mA	$V_{OUT} = \text{GND to } V_{CC}$

**Note**

(1) The operating temperature range is guaranteed with transverse air flow exceeding 400 feet per minute.

### Capacitance

$T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{IN}$			5	pF	$V_{IN} = 0\text{ V}$
Data output capacitance	$C_{DOUT}$			7	pF	$V_{DOUT} = 0\text{ V}$

**Note**

(1) These parameters are sampled and not 100% tested.

## AC Characteristics

$T_A = 0 \text{ to } 70^\circ\text{C}$ ;  $V_{CC} = +5 \text{ V} \pm 10\%$

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD2149-2		μPD2149-1		μPD2149			
		Min	Max	Min	Max	Min	Max		
<b>Read Cycle</b>									
Read cycle time	$t_{RC}$	35		45		55		ns	
Access time	$t_A$		35		45		55	ns	
Chip selection to output valid	$t_{CO}$		15		20		25	ns	
Chip selection to output active	$t_{CX}$	5		5		5		ns	(Note 4)
Output high-Z from deselection	$t_{OTD}$		10		15		20	ns	(Note 3)
Output hold from address change	$t_{OH}$	5		5		5		ns	
<b>Write Cycle</b>									
Write cycle time	$t_{WC}$	35		45		55		ns	
Chip selection to end of write	$t_{CW}$	30		40		50		ns	
Address valid to end of write	$t_{AW}$	30		40		50		ns	
Address setup time	$t_{AS}$	0		0		0		ns	
Write pulse width	$t_{WP}$	30		35		40		ns	
Write recovery time	$t_{WR}$	5		5		5		ns	
Data valid to end of write	$t_{DW}$	20		20		20		ns	
Data hold time	$t_{DH}$	5		5		5		ns	
Write enabled to output in high-Z	$t_{WZ}$	0	10	0	15	0	20	ns	(Note 3)
Output active from end of write	$t_{OW}$	0		0		0		ns	(Note 4)

### Notes:

(1) AC test conditions:

Input pulse levels = GND to 3.0 V,

Input pulse rise and fall times = 5 ns,


Timing reference levels = 1.5 V. See figures 1 and 2 for output load.

(2) All read and write cycle timings are referenced from the last valid address to the first transitioning address.


(3) Transition is measured at  $V_{OL} + 200 \text{ mV}$  and  $V_{OH} - 200 \text{ mV}$  with loading shown in figure 2.

(4) Transition is measured  $\pm 200 \text{ mV}$  from steady state voltage with loading shown in figure 2.

**Figure 1. Output Load**



**Figure 2. Output Load for  $t_{CX}$ ,  $t_{OTD}$ ,  $t_{WZ}$ , and  $t_{OW}$**




## Truth Table

$\overline{CS}$	$\overline{WE}$	Mode	I/O
H	X	Not selected	Hi-Z
L	H	Read	DOUT
L	L	Write	Hi-Z




Timing Waveforms


Read Cycle No. 1 (Address Access)




Read Cycle No. 2 (Chip Select Access)



Write Cycle No. 1 ( $\overline{WE}$  Controlled)



Write Cycle No. 2 ( $\overline{CS}$  Controlled)



### Description


The μPD4016 is a 16,384-bit static Random-access Memory device organized as 2,048 words by 8 bits. Using a scaled NMOS technology, its design provides the ease-of-use features associated with nonlocked static memories. The μPD4016 has a three-state output and offers a standby mode with an attendant 75% savings in power consumption. It features equal access and cycle times and provides an output enable function that eliminates the need for external bus buffers. The μPD4016 is packaged in a 600-mil-wide standard 24-pin dual-in-line package which is plug-compatible with 16K EPROMS.

### Features

- Scaled NMOS technology
- Completely static memory: no clock, no refresh
- Equal access and cycle times
- Single +5V power supply
- Automatic power-down
- All inputs and outputs directly TTL-compatible
- Common I/O capability
- OE eliminates need for external bus buffers
- Three-state outputs
- Plug-compatible with 16K 5V EPROMS (600 mil)
- Low power dissipation in standby mode
- Available in a standard 24-pin dual-in-line package (600-mil width)
- 4 performance ranges:

Device	Access Time	R/W Cycle Time	Power Supply	
			Active	Standby
μPD4016C-1	250ns	250ns	60mA	15mA
μPD4016C-2	200ns	200ns	60mA	15mA
μPD4016C-3	150ns	150ns	60mA	15mA
μPD4016C-5	120ns	120ns	60mA	15mA

### Pin Configuration



### Pin Identification

Pin		Description
No.	Symbol	
1-8, 22, 23	A <sub>0</sub> -A <sub>10</sub>	Address Inputs
9-11, 13-17	I/O <sub>1</sub> -I/O <sub>8</sub>	Data Input/Output
12	GND	Ground
18	CS	Chip Select
20	OE	Output Enable
21	WE	Write Enable
24	V <sub>CC</sub>	+5V Power Supply

### Truth Table

CS	OE	WE	Mode	I/O	Power
H	X	X	Not Selected	High-Z	Standby
L	L	H	Read	D <sub>OUT</sub>	Active
L	H	L	Write	D <sub>IN</sub>	Active
L	L	L	Write	D <sub>IN</sub>	Active


### Absolute Maximum Ratings\*

Temperature Under Bias	-10°C to +85°C
Storage Temperature, T <sub>ST</sub>	-55°C to +125°C
Voltage on any Pin with Respect to Ground	-1.5V to +7V
DC Output Current, I <sub>O</sub>	20mA
Power Dissipation, P <sub>D</sub>	1W

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Block Diagram



## Capacitance ①

$T_A = 25^\circ\text{C}; f = 1\text{MHz}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Capacitance	$C_{IN}$			5	pF	$V_{IN} = 0\text{V}$
I/O Capacitance	$C_{IO}$			7	pF	$V_{IO} = 0\text{V}$

Note: ① This parameter is sampled and not 100% tested.

## DC Characteristics

$T_A = 0^\circ\text{C to } +70^\circ\text{C}; V_{CC} = 5\text{V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions ①
		Min	Typ	Max		
Input Leakage Current	$I_{LI}$			10	$\mu\text{A}$	$V_{CC} = \text{Max}$ $V_{IN} = \text{GND to } V_{CC}$
Output Leakage Current	$I_{LO}$			10	$\mu\text{A}$	$V_{CC} = \text{Max}; \text{CS} = V_{IH}$ $V_{OUT} = \text{GND to } V_{CC}$
Operating Current	$I_{CC}$			60	mA	$V_{CC} = \text{Max}; \text{CS} = V_{IL}$ (outputs open)
Standby Current	$I_{SB}$			15	mA	$V_{CC} = \text{Min to Max};$ $\text{CS} = V_{IH}$
Input Low Voltage	$V_{IL}$	-1.5		0.8	V	
Input High Voltage	$V_{IH}$	2.0		6.0	V	
Output Low Voltage	$V_{OL}$			0.4	V	$I_{OL} = 4\text{mA}$
Output High Voltage	$V_{OH}$	2.4			V	$I_{OH} = 1\text{mA}$
Output Short-circuit Current	$I_{OS}$		70		mA	$V_{OUT} = \text{GND to } V_{CC}$

Note: ① Input pulse levels: 0.8V to 2.2V  
 Input rise and fall times: 10ns  
 Input timing reference levels: 1.5V  
 Output timing reference levels: 1.5V

Figure 1. Loading Conditions Test Circuit





Figure 2. Input Pulse Test Circuit



## AC Characteristics

$T_A = 0^\circ\text{C to } +70^\circ\text{C}; V_{CC} = 5\text{V} \pm 10\%$

### Read Cycle

Parameter	Symbol	Limits ①								Unit	Notes
		4016-5		4016-3		4016-2		4016-1			
Read Cycle Time	$t_{RC}$	120	150	200	250					ns	②
Address Access Time	$t_{AA}$		120	150	200	250				ns	
Chip Select Access Time	$t_{ACS}$		120	150	200	250				ns	③
Output Hold from Address Change	$t_{OH}$	10	10	10	10					ns	
Chip Selection to Output in Low-Z	$t_{LZ}$	10	10	10	10					ns	④ ⑤
Chip Deselection to Output in High-Z	$t_{HZ}$		45	50	60	80				ns	④ ⑤
Output Enable to Output Valid	$t_{OE}$		50	70	90	110				ns	
Output Enable to Output in Low-Z	$t_{OLZ}$	10	10	10	10					ns	④ ⑤
Output Disable to Output in High-Z	$t_{OHZ}$		45	50	60	80				ns	④ ⑤
Chip Selection to Power-up Time	$t_{PU}$	0	0	0	0					ns	⑥
Chip Deselection to Power-down Time	$t_{PD}$		60	70	90	110				ns	⑥

### Write Cycle


Parameter	Symbol	Limits ①								Unit	Notes
		4016-5		4016-3		4016-2		4016-1			
Write Cycle Time	$t_{WC}$	120	150	200	250					ns	
Chip Selection to End of Write	$t_{CW}$	90	120	160	200					ns	
Address Valid to End of Write	$t_{AW}$	80	90	120	150					ns	
Address Set-up Time	$t_{AS}$	0	0	0	0					ns	
Write Pulse Width	$t_{WP}$	70	80	100	130					ns	⑧
Write Recovery Time	$t_{WR}$	10	10	10	10					ns	
Data Valid to End of Write	$t_{OW}$	45	50	60	80					ns	
Data Hold Time	$t_{DH}$	0	0	0	0					ns	
Write Enabled to Output in High-Z	$t_{WZ}$		45	50	60	80				ns	⑤ ⑦
Output Active from End of Write	$t_{OW}$	10	10	10	10					ns	⑤ ⑦

Notes: ① See Part No. / Package Width table below.  
 ② All read cycle timings are referenced from the last valid address to the first transition address.  
 ③ Address valid prior to or coincident with  $\overline{\text{CS}}$  transition low.  
 ④ Transition is measured  $\pm 200\text{mV}$  from steady-state voltage with specified load of Figure 1.  
 ⑤ This parameter is sampled and not 100% tested.  
 ⑥  $\overline{\text{HCS}}$  and  $\overline{\text{OE}}$  are both low before write enabled.  $t_{WP} = t_{WZ} + t_{OW}$ .  
 ⑦ Transition is measured  $\pm 200\text{mV}$  from steady-state voltage with specified load of Figure 2.


7

Timing Waveforms


Write Cycle No. 1 ( $\overline{WE}$  Controlled)




Write Cycle No. 2 ( $\overline{CS}$  Controlled)




Read Cycle No. 1 ① ② ③



Read Cycle No. 2 ① ③ ④



Read Cycle No. 3 ① ②



- Notes:
- ①  $\overline{WE}$  is high for read cycles.
  - ② Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  - ③  $OE = V_{IL}$ .
  - ④ Address valid prior to or coincident with  $\overline{CS}$  transition low.

### Description

The μPD4311 is a high-speed, low-power, 16,384-word by 1-bit static MIX-MOS RAM fabricated with a short-channel, silicon-gate MIX-MOS technology. The μPD4311 is a low standby power device using N-channel memory cells with polysilicon resistors. Additionally, an excellent circuitry technique achieves very high speed and low operating power. The μPD4311 requires no clock or refreshing to operate.

The μPD4311 is fully compatible with the μPD2167. It is packaged in a 20-pin plastic DIP with the standard 2167 pinout (μPD4311C) and a 20-pin Cerdip package (μPD4311D).


### Features

- Single +5V supply
- Fully static operation — no clock or refreshing required
- TTL-compatible — all inputs and outputs
- Separated data input and output
- Three-state output
- Standard 300 mil plastic DIP and Cerdip
- Compatible with μPD2167

### Performance Ranges

Device	Access Time	Power Supply (Max)	
		Active	Standby
μPD4311C/D-35	35 ns	80	2 mA
μPD4311C/D-45	45 ns	80	2 mA
μPD4311C/D-55	55 ns	80	2 mA


### Pin Configuration



### Pin Identification

No.	Symbol	Function
1-7, 13-19	A <sub>0</sub> -A <sub>13</sub>	Address input
12	D <sub>IN</sub>	Data input
8	D <sub>OUT</sub>	Data output
11	CS	Chip select
9	WE	Write enable
20	V <sub>CC</sub>	+5 V power supply
10	V <sub>SS</sub>	Ground

### Block Diagram



**Absolute Maximum Ratings**

Power supply voltage, $V_{CC}$	-0.5 V to +7.0 V
Input voltage, $V_{IN}$	-0.5 V [1] to +7.0 V
Output voltage, $V_{OUT}$	-0.5 V to +7.0 V
Operating temperature, $T_{OPR}$	0 to 70°C
Storage temperature, $T_{STG}$ :	
- μPD4311C	-55 to 125°C
- μPD4311D	-65 to 150°C
Power dissipation, $P_D$	1.0 W

**Note:** [1]  $V_{IN} = -3.0$  V min for 20 ns pulse.

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

$T_A = 25^\circ\text{C}$ ,  $f = 1$  MHz [Note 1]

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{IN}$		5		pF	$V_{IN} = 0$ V
Data output capacitance	$C_{DOUT}$		6		pF	$V_{DOUT} = 0$ V

**Note:** [1] This parameter is sampled and not 100% tested.

**Recommended DC Operating Conditions**

$T_A = 0$  to +70°C

Parameter	Symbol	Limits			Unit
		Min	Typ	Max	
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
Input voltage low	$V_{IL}$	-0.5[1]		0.8	V
Input voltage high	$V_{IH}$	2.2		6.0	V

**Note:** [1]  $V_{IL} = -3.0$  V min for 20 ns pulse.

**DC Characteristics**

$T_A = 0^\circ\text{C}$  to 70°C,  $V_{CC} = 5$  V  $\pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input leakage current	$I_{LI}$	-2		2	μA	$V_{IN} = 0$ V to $V_{CC}$ , $V_{CC} = \text{Max}$
Output leakage current	$I_{LO}$	-2		2	μA	$V_{OUT} = 0$ V to $V_{CC}$ , $\overline{CS} = V_{IH}$ , $V_{CC} = \text{Max}$
Operating supply current	$I_{CC}$			80	mA	$\overline{CS} = V_{IL}$ , $I_{DOUT} = 0$ mA
Standby supply current	$I_{SB}$			15	mA	$\overline{CS} = V_{IH}$
Standby supply current	$I_{SB1}$			2	mA	$\overline{CS} = V_{CC} - 0.2$ V, $V_{IN} < 0.2$ V or $> V_{CC} - 0.2$ V
Output voltage low	$V_{OL}$			0.4	V	$I_{OL} = 8.0$ mA
Output voltage high	$V_{OH}$	2.4			V	$I_{OH} = -4.0$ mA

## AC Characteristics [Note 1]

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD4311-35		μPD4311-45		μPD4311-55			
		Min	Max	Min	Max	Min	Max		
<b>Read Cycle</b>									
Read cycle time	$t_{RC}$	35		45		55		ns	[Note 2]
Address access time	$t_{AA}$		35		45		55	ns	
Chip select access time	$t_{ACS}$		35		45		55	ns	
Output hold from address change	$t_{OH}$	5		5		5		ns	
Chip select to output in Lo-Z	$t_{LZ}$	5		5		5		ns	[Note 3]
Chip deselect to output in Hi-Z	$t_{HZ}$	0	20	0	25	0	30	ns	[Note 4]
Chip select to power-up time	$t_{PU}$	0		0		0		ns	
Chip deselect to power-down time	$t_{PD}$	0	35	0	40	0	45	ns	
<b>Write Cycle</b>									
Write cycle time	$t_{WC}$	35		45		55		ns	[Note 2]
Chip select to end of write	$t_{CW}$	35		40		45		ns	
Address valid to end of write	$t_{AW}$	35		40		45		ns	
Address setup time	$t_{AS}$	0		0		0		ns	
Write pulse width	$t_{WP}$	25		30		35		ns	
Write recovery time	$t_{WR}$	0		0		0		ns	
Data valid to end of write	$t_{DW}$	20		25		25		ns	
Data hold time	$t_{DH}$	0		0		0		ns	
Write enable to output in Hi-Z	$t_{WZ}$	0	20	0	25	0	30	ns	[Note 4]
Output active from end of write	$t_{OW}$	0		0		0		ns	[Note 3]

**Notes:** [1] AC test conditions:

Input pulse levels = GND to 3.0V

Input pulse rise and fall times = 5 ns

Timing reference levels = 1.5V. See figures 1 and 2 for output load.

[2] All read and write cycle timings are referenced from the last valid address to the first transitioning address.

[3] Transition is measured  $\pm 200\text{mV}$  from steady state voltage with loading shown in figure 2.

[4] Transition is measured at  $V_{OL} + 200\text{mV}$  and  $V_{OH} - 200\text{mV}$  with loading shown in figure 2.

## Truth Table

$\overline{CS}$	$\overline{WE}$	MODE	I/O	$I_{CC}$
H	X	Not selected	Hi-Z	Standby
L	H	Read	D <sub>OUT</sub>	Active
L	L	Write	Hi-Z	Active

Figure 1. Output Load






Figure 2. Output Load for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{WZ}$ ,  $t_{OW}$






**Timing Waveforms**

**Read Cycle No. 1 (Address Access)**




**Read Cycle No.2 (Chip Select Access)**




**Timing Waveforms (cont)**

**Write Cycle No. 1 ( $\overline{WE}$  Controlled)**



**Write Cycle No. 2 ( $\overline{CS}$  Controlled)**



**PRELIMINARY INFORMATION**

Revision 1

**Description**

The μPD4314 is a high-speed, low-power, 4,096-word by 4-bit static MIX-MOS RAM fabricated with a short-channel, silicon-gate MIX-MOS technology. The μPD4314 is a low standby power device using N-channel memory cells with polysilicon resistors. Additionally, a unique circuitry technique achieves very high speed and low operating power. The μPD4314 requires no clock or refreshing to operate.

The μPD4314 is packaged in a standard 20-pin plastic DIP.


**Features**

- Single +5V supply
- Fully static operation — no clock or refreshing required
- TTL compatible — all inputs and outputs
- Common I/O using three-state output
- Standard 300 mil 20-pin plastic DIP

**Performance Ranges**

Device	Access Time (Max)	Cycle Time (Min)	Power Supply (Max)	
			Active	Standby
μPD4314C-35	35 ns	35 ns	80 mA	2 mA
μPD4314C-45	45 ns	45 ns	80 mA	2 mA
μPD4314C-55	55 ns	55 ns	80 mA	2 mA


**Pin Configuration**



**Pin Identification**

No.	Symbol	Function
1-8, 16-19	A <sub>0</sub> -A <sub>11</sub>	Address input
12-15	I/O <sub>1</sub> -I/O <sub>4</sub>	Data input/output
9	CS	Chip select input
11	WE	Write enable input
20	V <sub>CC</sub>	+5 V Power supply
10	V <sub>SS</sub>	Ground

**Block Diagram**



### Absolute Maximum Ratings

Power supply voltage, $V_{CC}$	-0.5 V to +7.0 V
Input voltage, $V_{IN}$	-0.5 V [1] to +7.0 V
Output voltage, $V_{OUT}$	-0.5 V [1] to +7.0 V
Operating temperature, $T_{OPR}$	0 to 70°C
Storage temperature, $T_{STG}$	-55 to 125°C
Power dissipation, $P_D$	1.0 W

Note: [1]  $V_{IN} = -3.0$  V for 20 ns max pulse

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Recommended DC Operating Conditions

$T_A = 0$  to +70°C

Parameter	Symbol	Limits			Unit
		Min	Typ	Max	
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
Input voltage low	$V_{IL}$	-0.5[1]		0.8	V
Input voltage high	$V_{IH}$	2.2		$V_{CC} + 0.3$	V

Note: [1]  $V_{IL} = -3.0$  V for 20 ns max pulse

### DC Characteristics

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input leakage current	$I_{LI}$	-2		2	$\mu\text{A}$	$V_{IN} = 0\text{ V to } V_{CC}$ , $V_{CC} = \text{Max}$
Output leakage current	$I_{LO}$	-2		2	$\mu\text{A}$	$V_{OUT} = 0\text{ V to } V_{CC}$ , $\overline{CS} = V_{IH}$ , $V_{CC} = \text{Max}$
Operating supply current	$I_{CC}$		60	80	mA	$\overline{CS} = V_{IL}$ , $I_{DOUT} = 0\text{ mA}$
Standby supply current	$I_{SB}$		6	20	mA	$\overline{CS} = V_{IH}$
Standby supply current	$I_{SB1}$			2	mA	$\overline{CS} = V_{CC} - 0.2\text{ V}$ , $V_{IN} \leq 0.2\text{ V}$ or $\geq V_{CC} - 0.2\text{ V}$
Output voltage low	$V_{OL}$			0.4	V	$I_{OL} = 8.0\text{ mA}$
Output voltage high	$V_{OH}$	2.4			V	$I_{OH} = -4.0\text{ mA}$

### Capacitance

$T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$  [Note 1]

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{IN}$			5	pF	$V_{IN} = 0\text{ V}$
Data output capacitance	$C_{DOUT}$			7	pF	$V_{DOUT} = 0\text{ V}$

Note: [1] This parameter is sampled and not 100% tested.

### AC Characteristics [Note 1]

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD4314-35		μPD4314-45		μPD4314-55			
		Min	Max	Min	Max	Min	Max		
Read Cycle									
Read cycle time	$t_{RC}$	35		45		55		ns	[Note 2]
Address access time	$t_{AA}$		35		45		55	ns	
Chip select access time	$t_{ACS}$		35		45		55	ns	
Output hold from address change	$t_{OH}$	5		5		5		ns	
Chip select to output in Lo-Z	$t_{LZ}$	5		5		5		ns	[Note 4]
Chip deselect to output in Hi-Z	$t_{HZ}$	0	20	0	25	0	30	ns	[Note 3]
Chip select to power-up time	$t_{PU}$	0		0		0		ns	
Chip deselect to power-down time	$t_{PD}$	0	35	0	45	0	55	ns	

Note: [1] AC test conditions:

Input pulse levels = GND to 3.0 V,

Input pulse rise and fall times = 5 ns,

Timing reference levels = 1.5 V. See figures 1 and 2 for output load.

[2] All read and write cycle timings are from the last valid address to the first transitioning address.

[3] Transition is measured at  $V_{OL} + 200\text{ mV}$  and  $V_{OH} - 200\text{ mV}$  with loading shown in figure 2.

[4] Transition is measured  $\pm 200\text{ mV}$  from steady state voltage with loading shown in figure 2.

## AC Characteristics [Note 1] (cont)

T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5 V ± 10%

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD4314-35		μPD4314-45		μPD4314-55			
		Min	Max	Min	Max	Min	Max		
<b>Write Cycle</b>									
Write cycle time	t <sub>WC</sub>	35		45		55		ns	[Note 2]
Chip select to end of write	t <sub>CW</sub>	35		40		45		ns	
Address valid to end of write	t <sub>AW</sub>	35		40		45		ns	
Address setup time	t <sub>AS</sub>	0		0		0		ns	
Write pulse width	t <sub>WP</sub>	30		40		50		ns	
Write recovery time	t <sub>WR</sub>	0		0		0		ns	
Data valid to end of write	t <sub>DW</sub>	20		25		30		ns	
Data hold time	t <sub>DH</sub>	0		0		0		ns	
Write enable to output in Hi-Z	t <sub>WZ</sub>	0	20	0	25	0	30	ns	[Note 3]
Output active from end of write	t <sub>OW</sub>	0		0		0		ns	[Note 4]

**Note:** [1] AC test conditions:

Input pulse levels = GND to 3.0 V,

Input pulse rise and fall times = 5 ns,


Timing reference levels = 1.5 V. See figures 1 and 2 for output load.

[2] All read and write cycle timings are referenced from the last valid address to the first transitioning address.

[3] Transition is measured at V<sub>OL</sub> + 200 mV and V<sub>OH</sub> - 200 mV with loading shown in figure 2.

[4] Transition is measured ± 200 mV from steady state voltage with loading shown in figure 2.


Figure 1. Output Load



Truth Table


$\overline{CS}$	$\overline{WE}$	MODE	I/O	I <sub>CC</sub>
H	X	Not selected	Hi-Z	Standby
L	H	Read	D <sub>OUT</sub>	Active
L	L	Write	Hi-Z	Active

Figure 2. Output Load for t<sub>HZ</sub>, t<sub>LZ</sub>, t<sub>WZ</sub>, and t<sub>OW</sub>




**Timing Waveforms**


**Read Cycle No. 1 (Address Access)**




**Read Cycle No. 2 (Chip Select Access)**



**Write Cycle No. 1 ( $\overline{WE}$  Controlled)**



**Write Cycle No. 2 ( $\overline{CS}$  Controlled)**



### Description

The  $\mu$ PD4361 is a high-speed, low-power, 65,536-words by 1-bit static MIX-MOS RAM fabricated with a short-channel, silicon-gate MIX-MOS process. It is a low standby power device using CMOS peripheral circuits and N-channel memory cells with polysilicon resistors. Additionally, a unique circuitry technique achieves very high speed and low operating power. The  $\mu$ PD4361 requires no clock or refreshing to operate.

The  $\mu$ PD4361 is packaged in a 300 mil wide 22-pin plastic DIP ( $\mu$ PD4361C) and a 290 mil x 490 mil 22-pin ceramic leadless chip carrier ( $\mu$ PD4361K). The  $\mu$ PD4361 has two types of access times, address and chip select. In addition, the  $\mu$ PD4361C-L features a low-power data retention mode.

### Features

- 65,536 x 1-bit organization
- Single +5 V supply
- Fully static operation—no clock or refreshing required
- All inputs and outputs TTL-compatible
- Separated data input and output
- Three-state output
- MIX-MOS process
- Data retention current of 50  $\mu$ A max on the  $\mu$ PD4361C-L
- Standard 300 mil 22-pin plastic DIP and 290 mil x 490 mil ceramic LCC
- Standard JEDEC pin configurations

### Performance Ranges


Device	Access Time	Power Supply (Max)	
		Active	Standby
$\mu$ PD4361-40 (1)	40 ns	120 mA	2 mA
$\mu$ PD4361-45	45 ns	120 mA	2 mA
$\mu$ PD4361-55	55 ns	120 mA	2 mA
$\mu$ PD4361-70 (2)	70 ns	120 mA	2 mA

#### Note:

- (1)  $\mu$ PD4361K only.  
 (2)  $\mu$ PD4361C-70/70L only.


### Pin Configurations

#### 22-Pin Plastic DIP



83-002660A

#### 22-Pin Ceramic LCC




83-002659A



### Pin Identification

No.	Symbol	Function
1-8, 14-21	A <sub>0</sub> -A <sub>15</sub>	Address inputs
9	D <sub>OUT</sub>	Three-state data output
10	WE	Write enable
11	GND	Ground
12	CS	Chip select
13	D <sub>IN</sub>	Data input
22	V <sub>CC</sub>	Power supply

**Block Diagram**



**Absolute Maximum Ratings**

Supply voltage, $V_{CC}$	-0.5 to 7.0 V
Voltage on any pin, $V_{IN}$	-0.5 to 7.0 V (1)
Operating temperature, $T_{OPR}$	0 to +70°C (2)
Storage temperature, $T_{STG}$	-55 to +125°C (3)
Power dissipation, $P_D$	1.0 W

**Note:**

- (1) -3.0 V for 20 ns pulse
- (2)  $T_{OPR}$  for 4361K = -10 to +85°C
- (3)  $T_{STG}$  for 4361K = -65 to +150°C

**Comment:** Exposing the device to stresses above those listed in absolute maximum ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

$T_A = 25^\circ\text{C}$ ;  $f = 1\text{ MHz}$  (1)

**Truth Table**

$\overline{CS}$	$\overline{WE}$	Mode	Output	$I_{CC}$
H	X	Not selected	High-Z	Standby
L	H	Read	$D_{OUT}$	Active
L	L	Write	High-Z	Active

**DC Characteristics**

$T_A = 0^\circ\text{C}$  to +70°C;  $V_{CC} = 5\text{ V} \pm 10\%$

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD4361C/C-L			μPD4361K				
		Min	Typ	Max	Min	Typ	Max		
Supply voltage	$V_{CC}$	4.5	5.0	5.5	4.5	5.0	5.5	V	
Input low voltage	$V_{IL}$	-0.5 (1)		0.8	-0.5 (1)		0.8	V	
Input high voltage	$V_{IH}$	2.2		6.0	2.2		6.0	V	
Input leakage current	$I_{LI}$	-2		2	-2		2	μA	$V_{IN} = 0\text{ V}$ to $V_{CC}$ ; $V_{CC} = \text{max}$
Output leakage current	$I_{LO}$	-2		2	-2		2	μA	$V_{OUT} = 0\text{ V}$ to $V_{CC}$ ; $\overline{CS} = V_{IH}$ , $V_{CC} = \text{max}$
Operating supply current	$I_{CC}$			120			120	mA	$\overline{CS} = V_{IL}$ , $I_{DOUT} = 0\text{ mA}$
Standby supply current	$I_{SB}$			20			20	mA	$\overline{CS} = V_{IH}$
	$I_{SB1}$			2			2	mA	$\overline{CS} = V_{CC} - 0.2\text{ V}$ , $V_{IN} < 0.2\text{ V}$ or $> V_{CC} - 0.2\text{ V}$
Output low voltage	$V_{OL}$			0.4			0.4	V	$I_{OL} = 8.0\text{ mA}$
Output high voltage	$V_{OH}$	2.4			2.4			V	$I_{OH} = -4.0\text{ mA}$

**Note:**

- (1) -3.0 V for 20 ns pulse

## AC Characteristics (Note 1)


$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5\text{ V} \pm 10\%$

Parameter	Symbol	Limits								Unit
		μPD4361-40(2)		μPD4361-45		μPD4361-55		μPD4361-70(3)		
		Min	Max	Min	Max	Min	Max	Min	Max	
<b>Read Cycle</b>										
Read cycle time	$t_{RC}$ (4)	40		45		55		70		ns
Address access time	$t_{AA}$		40		45		55		70	ns
Chip select access time	$t_{ACS}$		40		45		55		70	ns
Output hold from address change	$t_{OH}$	5		5		5		5		ns
Chip select to output in Low-Z	$t_{LZ}$ (6)	5		5		5		5		ns
Chip deselect to output in High-Z	$t_{HZ}$ (5)	0	22	0	25	0	30	0	30	ns
Chip select to power-up time	$t_{PU}$	0		0		0		0		ns
Chip deselect to power-down time	$t_{PD}$	0	27	0	30	0	40	0	40	ns
<b>Write Cycle</b>										
Write cycle time	$t_{WC}$ (4)	40		45		55		70		ns
Chip selection to end of write	$t_{CW}$	37		40		50		60		ns
Address valid to end of write	$t_{AW}$	37		40		50		60		ns
Address setup time	$t_{AS}$	0		0		0		0		ns
Write pulse width	$t_{WP}$	23		25		30		40		ns
Write recovery time	$t_{WR}$	0		0		0		0		ns
Data valid to end of write	$t_{DW}$	23		25		25		30		ns
Data hold time	$t_{DH}$	0		0		0		0		ns
Write enabled to output in High-Z	$t_{WZ}$ (5)	0	22	0	25	0	25	0	30	ns
Output active from end of write	$t_{OW}$ (6)	0		0		0		0		ns


### Note:

- AC test conditions: Input pulse levels = GND to 3.0 V; Input pulse rise and fall times = 5 ns; Timing reference levels = 1.5 V; see figures 1 and 2 for output load.
- Available for μPD4361K only.
- Available for μPD4361C or μPD4361C-L only.
- All read and write cycle timings are referenced from the last valid address to the first transitioning address.
- Transition is measured at  $V_{OL} + 200\text{ mV}$  and  $V_{OH} - 200\text{ mV}$  with loading shown in figure 2.
- Transition is measured  $\pm 200\text{ mV}$  from steady state voltage with loading shown in figure 2.

**Figure 1. Output Load**




**Figure 2. Output Load for  $t_{LZ}$ ,  $t_{HZ}$ ,  $t_{WZ}$ ,  $t_{OW}$**






Timing Waveforms


Read Cycle No. 1 (Address Access)




Read Cycle No. 2 (Chip Select Access)



Write Cycle No. 1 ( $\overline{WE}$  Controlled)



Write Cycle No. 2 ( $\overline{CS}$  Controlled)



## Low V<sub>CC</sub> Data Retention Characteristics (Note 1)


T<sub>A</sub> = 0°C to 70°C

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Data retention supply voltage	V <sub>CCDR</sub>	2.0		5.5	V	$\overline{CS} \geq V_{CC} - 0.2\text{ V}$ , $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $0\text{ V} \leq V_{IN} \leq 0.2\text{ V}$
Data retention supply current	I <sub>CCDR</sub>		1	50	μA	$V_{CC} = 3.0\text{ V}$ , $\overline{CS} \geq V_{CC} - 0.2\text{ V}$ , $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $0\text{ V} \leq V_{IN} \leq 0.2\text{ V}$
Chip deselect to data retention time	t <sub>CDR</sub>		0		ns	
Operation recovery time	t <sub>R</sub>		t <sub>RC</sub>		ns	

**Note:**

(1) For μPD4361C-L only.

### Data Retention





### Description

The  $\mu$ PD4362 is a high-speed, low-power, 16,384-words by 4-bits static MIX-MOS RAM fabricated with a short-channel, silicon-gate MIX-MOS process. It is a low standby power device using N-channel memory cells with polysilicon resistors. Additionally, a unique circuitry technique achieves very high speed and low operating power. The  $\mu$ PD4362 requires no clock or refreshing to operate.

The  $\mu$ PD4362 is packaged in a standard 22-pin plastic DIP.

### Features

- Single +5 V supply
- Fully static operation — no clock or refresh required
- All inputs and outputs TTL-compatible
- Common I/O capability
- Standard 300 mil 22-pin plastic DIP

### Performance Ranges

Device	Access Time	Power Supply (Max)	
		Active	Standby
$\mu$ PD4362C-45	45 ns	90 mA	2 mA
$\mu$ PD4362C-55	55 ns	90 mA	2 mA
$\mu$ PD4362C-70	70 ns	90 mA	2 mA


### Absolute Maximum Ratings

Supply voltage, $V_{CC}$	-0.5 to 7.0 V
All input and output voltages, $V_{IN}$	-0.5 (1) to 7.0 V
Operating temperature, $T_{OPR}$	0°C to +70°C
Storage temperature, $T_{STG}$	-55°C to +125°C
Power dissipation, $P_D$	1.0 W

**Note:** (1)  $V_{IN} = -3.0$  V for 20 ns pulse

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Pin Configuration




83-001571A

### Pin Identification

No.	Symbol	Function
1-9, 17-21	$A_0 - A_{13}$	Address input
13-16	$I/O_1 - I/O_4$	Data input/output
10	$\overline{CS}$	Chip select
12	$\overline{WE}$	Write enable
22	$V_{CC}$	Power supply
11	$V_{SS}$	Ground

### Block Diagram



83-001570A

**Recommended DC Operating Conditions**

T<sub>A</sub> = 0°C to 70°C

Parameter	Symbol	Limits			Unit
		Min	Typ	Max	
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Input low voltage	V <sub>IL</sub>	-0.5 (1)		0.8	V
Input high voltage	V <sub>IH</sub>	2.2		V <sub>CC</sub> + 0.3	V

**Note:** (1) V<sub>IL</sub> = -3.0 V for 20 ns pulse

**Capacitance**

T<sub>A</sub> = 25°C; f = 1 MHz (1)

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Input capacitance	C <sub>IN</sub>		5		pF V <sub>IN</sub> = 0 V
I/O capacitance	C <sub>DOUT</sub>		7		pF V <sub>DOUT</sub> = 0 V

**Note:** (1) This parameter is sampled and not 100% tested.

**DC Characteristics**

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5 V ± 10%

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Input leakage current	I <sub>LI</sub>	-2	2		μA V <sub>IN</sub> = 0 - V <sub>CC</sub> ; V <sub>CC</sub> = MAX
Output leakage current	I <sub>LO</sub>	-2	2		μA V <sub>OUT</sub> = 0 - V <sub>CC</sub> ; CS = V <sub>IH</sub> ; V <sub>CC</sub> = MAX
Operating supply current	I <sub>CC</sub>		90		mA CS = V <sub>IL</sub> ; I <sub>DOUT</sub> = 0 mA
Standby supply current	I <sub>SB</sub> I <sub>SB1</sub>		20 2		mA CS = V <sub>IH</sub> CS = V <sub>CC</sub> - 0.2 V; V <sub>IN</sub> < 0.2 V or > V <sub>CC</sub> - 0.2 V
Output low voltage	V <sub>OL</sub>		0.4		V I <sub>OL</sub> = 8.0 mA
Output high voltage	V <sub>OH</sub>	2.4			V I <sub>OH</sub> = -4.0 mA

**Truth Table**

CS	WE	Mode	I/O	I <sub>CC</sub>
H	X	Not selected	High-Z	Standby
L	H	Read	D <sub>OUT</sub>	Active
L	L	Write	High-Z	Active


**AC Characteristics**

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5 V ± 10%


Parameter	Symbol	Limits						Unit
		4362-45		4362-55		4362-70		
		Min	Max	Min	Max	Min	Max	
<b>Read Cycle</b>								
Read cycle time	t <sub>RC</sub> (2)	45		55		70		ns
Address access time	t <sub>AA</sub>	45		55		70		ns
Chip select access time	t <sub>ACS</sub>	45		55		70		ns
Output hold from address change	t <sub>OH</sub>	5		5		5		ns
Chip selection to output in low-Z	t <sub>LZ</sub> (3)	5		5		5		ns
Chip deselection to output in high-Z	t <sub>HZ</sub> (4)	0	25	0	25	0	30	ns
Chip selection to power-up time	t <sub>PU</sub>	0		0		0		ns
Chip deselection to power-down time	t <sub>PD</sub>	0	45	0	55	0	55	ns
<b>Write Cycle</b>								
Write cycle time	t <sub>WC</sub> (2)	45		55		70		ns
Chip selection to end of write	t <sub>CW</sub>	40		50		60		ns
Address valid to end of write	t <sub>AW</sub>	40		50		60		ns
Address set-up time	t <sub>AS</sub>	0		0		0		ns
Write pulse width	t <sub>WP</sub>	40		50		60		ns
Write recovery time	t <sub>WR</sub>	0		0		0		ns
Data valid to end of write	t <sub>DW</sub>	20		25		30		ns
Data hold time	t <sub>DH</sub>	0		0		0		ns
Write enabled to output in high-Z	t <sub>WZ</sub> (4)	0	20	0	25	0	30	ns
Output active from end of write	t <sub>OW</sub> (3)	0		0		0		ns

- Note:** (1) AC test conditions: input pulse levels = GND to 3.0 V; input pulse rise and fall times = 5 ns; timing reference levels = 1.5 V; see figures 1 and 2 for output load.  
 (2) All read cycle timings are referenced from the last valid address to the first transitioning address.  
 (3) Transition is measured ±200 mV from steady state voltage with loading shown in figure 2.  
 (4) Transition is measured at V<sub>OL</sub> + 200 mV and V<sub>OH</sub> - 200 mV with loading shown in figure 2.

**Figure 1. Output Load**




**Figure 2. Output Load for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{WZ}$  and  $t_{OW}$**




## Timing Waveforms

**Read Cycle No. 1 (Address Access)**




**Read Cycle No. 2 (Chip Select Access)**




## Timing Waveforms (cont)

**Write Cycle No. 1 ( $\overline{WE}$  Controlled)**



**Write Cycle No. 2 ( $\overline{CS}$  Controlled)**





### Description

The  $\mu$ PD4364 is a high-speed, low-power, 8,192-word by 8-bit static MIX-MOS RAM fabricated with advanced silicon-gate MIX-MOS technology. The  $\mu$ PD4364 is a low standby power device using CMOS peripheral circuits and N-channel memory cells with polysilicon resistors. Furthermore, a unique circuitry technique makes the  $\mu$ PD4364 a very low operating power device which requires no clock or refreshing to operate.

Two chip enable inputs are provided for battery back-up application, and an output enable input is included for easy interface. Data retention is guaranteed at a power supply voltage as low as 2 V ( $\mu$ PD4364-12L/15L/20L and  $\mu$ PD4364-12LL/15LL/20LL).

The  $\mu$ PD4364 is packaged in standard 28-pin DIP and miniflat packages and is plug-in compatible with 2764-type EPROMs.

### Features

- Single +5 V power supply
- Fully static operation — no clock or refreshing required
- TTL compatible — all inputs and outputs
- Common I/O using three-state output
- Output enable and two chip enable inputs for easy application
- Data retention voltage
  - $\mu$ PD4364-12L/15L/20L: 2 V min
  - $\mu$ PD4364-12LL/15LL/20LL: 2 V min
- Standard 28-pin plastic DIP ( $\mu$ PD4364C)
- 28-pin miniflat (SOP) package ( $\mu$ PD4364G)
- Plug-in compatible with 2764-type EPROMs


### Performance Ranges

Device	Access Time (Max)	Cycle Time (Min)	Power Supply (Max)	
			Active	Standby
$\mu$ PD4364-12/12L/12LL	120 ns	120 ns	40 mA	(Note 1)
$\mu$ PD4364-15/15L/15LL	150 ns	150 ns	40 mA	(Note 1)
$\mu$ PD4364-20/20L/20LL	200 ns	200 ns	35 mA	(Note 1)

#### Note:

- (1)  $\mu$ PD4364-12/15/20: 2 mA max;  
 $\mu$ PD4364-12L/15L/20L: 100  $\mu$ A max;  
 $\mu$ PD4364-12LL/15LL/20LL: 50  $\mu$ A max

### Pin Configuration



83-001753A

### Pin Identification

No.	Symbol	Function
1	NC	No connection
2-10, 21, 23-25	A <sub>0</sub> -A <sub>12</sub>	Address input
11-13, 15-19	I/O <sub>1</sub> -I/O <sub>8</sub>	Data input/output
14	GND	Ground
20	$\overline{CE}_1$	Chip enable input, active low
22	$\overline{OE}$	Output enable input
26	CE <sub>2</sub>	Chip enable input, active high
27	$\overline{WE}$	Write enable input
28	V <sub>CC</sub>	+5 V Power supply

7

### Absolute Maximum Ratings

Power supply voltage, V <sub>CC</sub>	-0.5 V (1) to +7.0 V
Input voltage, V <sub>IN</sub>	-0.5 V (1) to V <sub>CC</sub> + 0.5 V
Output voltage, V <sub>OUT</sub>	-0.5 V (1) to V <sub>CC</sub> + 0.5 V
Operating temperature, T <sub>OPR</sub>	0 to 70°C
Storage temperature, T <sub>STG</sub>	-55 to 125°C
Power dissipation, P <sub>D</sub>	1.0 W


#### Note:

- (1) - 3.0 V min (Pulse width 50 ns max)

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



**Block Diagram**



**Capacitance**

$T_A = 25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{IN}$			6	pF	$V_{IN} = 0\text{ V}$
Input/output capacitance	$C_{I/O}$			8	pF	$V_{I/O} = 0\text{ V}$

**Recommended DC Operating Conditions**

$T_A = 0\text{ to }+70^\circ\text{C}$

Parameter	Symbol	Limits			Unit
		Min	Typ	Max	
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
Input voltage low	$V_{IL}$	-0.3(1)		0.8	V
Input voltage high	$V_{IH}$	2.2		$V_{CC} + 0.5$	V

**Note:**

(1) - 3.0 V min (Pulse width 50 ns max)

**DC Characteristics**

$T_A = 0^\circ\text{C to }70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input leakage current	$I_{LI}$			1	$\mu\text{A}$	$V_{IN} = 0\text{ V to }V_{CC}$
Output leakage current	$I_{LO}$			1	$\mu\text{A}$	$V_{I/O} = 0\text{ V to }V_{CC}$ $CE_1 = V_{IH}$ or $CE_2 = V_{IL}$ or $OE = V_{IH}$ or $WE = V_{IL}$
Operating supply current	$I_{CCA1}$			(1)	mA	$CE_1 = V_{IL}$ , $CE_2 = V_{IH}$ , $I_{I/O} = 0$ , Min cycle
Operating supply current	$I_{CCA2}$			15	mA	$CE_1 = V_{IL}$ , $CE_2 = V_{IH}$ , $I_{I/O} = 0$ , DC current
Standby supply current	$I_{SB}$			(2)	mA	$CE_1 = V_{IH}$ or $CE_2 = V_{IL}$
Standby supply current	$I_{SB1}$			(3)	mA	$CE_1 \geq V_{CC} - 0.2\text{ V}$ $CE_2 \geq V_{CC} - 0.2\text{ V}$
Standby supply current	$I_{SB2}$			(3)	mA	$CE_2 \leq 0.2\text{ V}$
Output voltage low	$V_{OL}$			0.4	V	$I_{OL} = 2.1\text{ mA}$
Output voltage high	$V_{OH}$	2.4			V	$I_{OH} = -1.0\text{ mA}$

**Notes:**

- (1) μPD4364-12/12L/12LL: 40 mA max; 20 mA typ  
μPD4364-15/15L/15LL: 40 mA max; 18 mA typ  
μPD4364-20/20L/20LL: 35 mA max; 14 mA typ
- (2) μPD4364-12/15/20: 5 mA max  
μPD4364-12L/15L/20L: 3 mA max  
μPD4364-12LL/15LL/20LL: 3 mA max
- (3) μPD4364-12/15/20: 2 mA max, 20 μA typ  
μPD4364-12L/15L/20L: 100 μA max, 2 μA typ  
μPD4364-12LL/15LL/20LL: 50 μA max, 2 μA typ

## AC Characteristics

T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5 V ± 10%

Parameter	Symbol	Limits						Unit	Test Conditions(1)
		μPD4364 -12/12L/12LL		μPD4364 -15/15L/15LL		μPD4364 -20/20L/20LL			
		Min	Max	Min	Max	Min	Max		
<b>Read Cycle</b>									
Read cycle time	t <sub>RC</sub>	120		150		200		ns	
Address access time	t <sub>AA</sub>		120		150		200	ns	
CE <sub>1</sub> access time	t <sub>CO1</sub>		120		150		200	ns	
CE <sub>2</sub> access time	t <sub>CO2</sub>		120		150		200	ns	
Output enable to output valid	t <sub>OE</sub>		60		70		100	ns	
Output hold from address change	t <sub>OH</sub>	10		15		15		ns	
Chip enable (CE <sub>1</sub> ) to output in Lo-Z	t <sub>LZ1</sub>	10		15		15		ns	
Chip enable (CE <sub>2</sub> ) to output in Lo-Z	t <sub>LZ2</sub>	10		15		15		ns	
Output enable to output in Lo-Z	t <sub>OLZ</sub>	5		5		5		ns	
Chip enable (CE <sub>1</sub> ) to output in Hi-Z	t <sub>HZ1</sub>		40		50		100	ns	
Chip enable (CE <sub>2</sub> ) to output in Hi-Z	t <sub>HZ2</sub>		40		50		100	ns	
Output enable to output in Hi-Z	t <sub>OHZ</sub>		40		50		80	ns	
<b>Write Cycle</b>									
Write cycle time	t <sub>WC</sub>	120		150		200		ns	
Chip enable (CE <sub>1</sub> ) to end of write	t <sub>CW1</sub>	85		100		180		ns	
Chip enable (CE <sub>2</sub> ) to end of write	t <sub>CW2</sub>	85		100		180		ns	
Address valid to end of write	t <sub>AW</sub>	85		100		180		ns	
Address setup time	t <sub>AS</sub>	0		0		0		ns	
Write pulse width	t <sub>WP</sub>	70		90		140		ns	
Write recovery time	t <sub>WR</sub>	5		5		5		ns	
Data valid to end of write	t <sub>DW</sub>	50		60		80		ns	
Data hold time	t <sub>DH</sub>	0		0		0		ns	
Write enable to output in Hi-Z	t <sub>WHZ</sub>		40		50		100	ns	
Output active from end of write	t <sub>OW</sub>	5		10		10		ns	

**Note:**


- (1) Input pulse levels: 0.8 V to 2.4 V
- input pulse rise and fall times: 5 ns
- Timing reference levels: 1.5 V
- Output load: 1 TTL gate and C<sub>L</sub> = 100 pF

## Truth Table


CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	MODE	I/O	I <sub>CC</sub>
H	X	X	X	Not selected	Hi-Z	Standby
X	L	X	X	Not selected	Hi-Z	Standby
L	H	H	H	D <sub>OUT</sub> disabled	Hi-Z	Active
L	H	L	H	Read	D <sub>OUT</sub>	Active
L	H	X	L	Write	D <sub>IN</sub>	Active

Timing Waveforms


Read Cycle No. 1 (Address Access) (Notes 1, 2)



Read Cycle No. 2 (Chip Enable Access) (Notes 1, 2)




Write Cycle No. 1 ( $\overline{WE}$  Controlled) (Notes 1, 2, 3)




## Timing Waveforms (cont)

### Write Cycle No. 2 ( $\overline{CE}_1$ Controlled) (Notes 1, 2)



### Write Cycle No. 3 ( $CE_2$ Controlled) (Notes 1, 2)



**Low V<sub>CC</sub> Data Retention Characteristics (Note 1)**


T<sub>A</sub> = 0°C to 70°C

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Data retention supply voltage	V <sub>CCDR1</sub>	2.0		5.5	V	$\overline{CE}_1 \geq V_{CC} - 0.2V$ $CE_2 \geq V_{CC} - 0.2V$
Data retention supply voltage	V <sub>CCDR2</sub>	2.0		5.5	V	$CE_2 \leq 0.2V$
Data retention supply current	I <sub>CCDR1</sub>	1	(2)		μA	V <sub>CC</sub> = 3.0V $\overline{CE}_1 \geq V_{CC} - 0.2V$ $CE_2 \geq V_{CC} - 0.2V$
Data retention supply current	I <sub>CCDR2</sub>	1	(2)		μA	V <sub>CC</sub> = 3.0V $CE_2 \leq 0.2V$
Chip deselect to data retention time	t <sub>CDR</sub>	0			ns	
Operation recovery time	t <sub>R</sub>		t <sub>RC</sub>		ns	


**Notes:**

- (1) For μPD4364-12L/12LL, μPD4364-15L/15LL, μPD4364-20L/20LL only
- (2) μPD4364-12L/15L/20L: 50 μA max; 15 μA (0 to 40°C)  
μPD4364-12LL/15LL/20LL: 20 μA max; 5 μA (0 to 40°C)

**Data Retention ( $\overline{CE}_1$  Controlled) (Note 1)**



**Data Retention (CE<sub>2</sub> Controlled) (Note 1)**



### Description

The  $\mu$ PD4464 is a high-speed, low-power, 8,192-word by 8-bit static CMOS RAM fabricated with advanced silicon-gate CMOS technology. The  $\mu$ PD4464 is a very low standby power device using full CMOS memory cells with 6 transistors. Furthermore, a unique circuitry technique makes the  $\mu$ PD4464 a very low operating power device which requires no clock or refreshing to operate.

Two chip enable inputs are provided for battery backup application, and an output enable input is included for easy interface. Data retention is guaranteed at a power supply voltage as low as 2 V.

The  $\mu$ PD4464 is packaged in a standard 28-pin DIP and miniflat package and is plug-in compatible with 2764-type EPROMs.

### Features

- Single +5 V power supply
- Fully static operation — no clock or refreshing required
- TTL compatible — all inputs and outputs
- Common I/O using three-state output
- Output enable and two chip enable inputs for easy application
- Data retention voltage: 2 V min
- Standard 28-pin plastic DIP ( $\mu$ PD4464C)
- 28-pin miniflat (SOP) package ( $\mu$ PD4464G)
- Plug-in compatible with 2764-type EPROMs
- Operating temperature range:  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

### Performance Ranges

Device	Access Time (Max)	Cycle Time (Min)	Power Supply (Max)	
			Active	Standby
$\mu$ PD4464-15	150 ns	150 ns	40 mA	10 $\mu$ A [1]
$\mu$ PD4464-20	200 ns	200 ns	35 mA	10 $\mu$ A [1]


Note: [1]  $\mu$ PD4464-15L/20L: 1.0  $\mu$ A max ( $-40^{\circ}\text{C}$  to  $60^{\circ}\text{C}$ )  
0.2  $\mu$ A max ( $-40^{\circ}\text{C}$  to  $25^{\circ}\text{C}$ )

### Capacitance

$T_A = 25^{\circ}\text{C}$ ,  $f = 1.0$  MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{IN}$		6		pF	$V_{IN} = 0$ V
Input/output capacitance	$C_{I/O}$		8		pF	$V_{I/O} = 0$ V

### Pin Configuration



### Pin Identification


No	Symbol	Function
1	NC	No connection
2-10, 21, 25-27	$A_0$ - $A_{12}$	Address input
11-13, 15-19	$I/O_1$ - $I/O_8$	Data input/output
14	GND	Ground
20	$\overline{CE}_1$	Chip enable active low
22	$\overline{OE}$	Output enable
26	$CE_2$	Chip enable active high
27	$\overline{WE}$	Write enable
28	$V_{CC}$	+5 V power supply

### Absolute Maximum Ratings

Power supply voltage, $V_{CC}$	$-0.5$ V (1) to $+7.0$ V
Input voltage, $V_{IN}$	$-0.5$ V (1) to $V_{CC} + 0.5$ V
Output voltage, $V_{OIJT}$	$-0.5$ V (1) to $V_{CC} + 0.5$ V
Operating temperature, $T_{OPR}$	$-40$ to $85^{\circ}\text{C}$
Storage temperature, $T_{STG}$	$-55$ to $125^{\circ}\text{C}$
Power dissipation, $P_D$	1.0 W

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Block Diagram



83-001650B

Recommended DC Operating Conditions

T<sub>A</sub> = -40°C to 85°C

Parameter	Symbol	Limits			Unit
		Min	Typ	Max	
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Input voltage low	V <sub>IL</sub>	-0.3[1]		0.8	V
Input voltage high	V <sub>IH</sub>	2.2		V <sub>CC</sub> + 0.5	V

Note: [1] -3.0V min (Pulse width 50 ns max)

DC Characteristics

T<sub>A</sub> = -40°C to 85°C, V<sub>CC</sub> = 5V ± 10%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input leakage current	I <sub>LI</sub>		1		μA	V <sub>IN</sub> = 0V to V <sub>CC</sub>
I/O leakage current	I <sub>LO</sub>		1		μA	V <sub>I/O</sub> = 0V to V <sub>CC</sub> CE <sub>1</sub> = V <sub>IH</sub> or V <sub>IL</sub> CE <sub>2</sub> = V <sub>IH</sub> or V <sub>IL</sub> OE = V <sub>IH</sub> or V <sub>IL</sub> WE = V <sub>IL</sub>
Operating supply current	I <sub>CCA1</sub>		[1]		mA	CE <sub>1</sub> = V <sub>IL</sub> , CE <sub>2</sub> = V <sub>IH</sub> , I <sub>I/O</sub> = 0, Min Cycle

DC Characteristics (cont)

T<sub>A</sub> = -40°C to 85°C, V<sub>CC</sub> = 5V ± 10%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Operating supply current	I <sub>CCA2</sub>		5	15	mA	CE <sub>1</sub> = V <sub>IL</sub> , CE <sub>2</sub> = V <sub>IH</sub> , I <sub>I/O</sub> = 0 (DC current)
Standby supply current	I <sub>CCS1</sub>		0.02	10[2]	μA	CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.2V CE <sub>2</sub> ≥ V <sub>CC</sub> - 0.2V
Standby supply current	I <sub>CCS2</sub>		0.02	10[2]	μA	CE <sub>2</sub> ≤ 0.2V
Output voltage low	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 2.1 mA
Output voltage high	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -1.0 mA

Notes: [1] μPD4464-15/15L: 40 mA max  
μPD4464-20/20L: 35 mA max  
[2] μPD4464-15L/20L: 1.0 μA max (-40°C to 60°C)  
0.2 μA max (-40°C to 25°C)

## AC Characteristics

$T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$

Parameter	Symbol	Limits				Unit	Test Conditions[1]
		μPD4464 -15		μPD4464 -20			
		Min	Max	Min	Max		
<b>Read Cycle</b>							
Read cycle time	$t_{RC}$	150	200			ns	
Address access time	$t_{AA}$		150	200		ns	
$\overline{CE}_1$ access time	$t_{CO1}$		150	200		ns	
$CE_2$ access time	$t_{CO2}$		150	200		ns	
Output enable to output valid	$t_{OE}$		75	100		ns	
Output hold from address change	$t_{OH}$	10		10		ns	
Chip enable ( $\overline{CE}_1$ ) to output in Low-Z	$t_{LZ1}$	10		10		ns	
Chip enable ( $CE_2$ ) to output in Low-Z	$t_{LZ2}$	10		10		ns	
Output enable to output in Low-Z	$t_{OLZ}$	5		5		ns	
Chip enable ( $\overline{CE}_1$ ) to output in High-Z	$t_{HZ1}$		75	100		ns	
Chip enable ( $CE_2$ ) to output in High-Z	$t_{HZ2}$		75	100		ns	
Output enable to output in High-Z	$t_{OHZ}$		60	80		ns	
<b>Write Cycle</b>							
Write cycle time	$t_{WC}$	150	200			ns	
Chip enable ( $\overline{CE}_1$ ) to end of write	$t_{CW1}$	130	180			ns	
Chip enable ( $CE_2$ ) to end of write	$t_{CW2}$	130	180			ns	
Address valid to end of write	$t_{AW}$	130	180			ns	
Address setup time	$t_{AS}$	0	0			ns	
Write pulse width	$t_{WP}$	100	140			ns	
Write recovery time	$t_{WR}$	5	5			ns	
Data valid to end of write	$t_{DW}$	70	80			ns	
Data hold time	$t_{DH}$	5	5			ns	
Write enable to output in High-Z	$t_{WHZ}$		75	100		ns	
Output active from end of write	$t_{OW}$	10	10			ns	


**Note:** [1] Input pulse levels: 0.8 V to 2.4 V  
 Input pulse rise and fall times: 5 ns  
 Timing reference levels: 1.5 V  
 Output load: 1 TTL gate and  $C_L = 100\text{ pF}$

## Truth Table


$\overline{CE}_1$	$CE_2$	$\overline{OE}$	$\overline{WE}$	MODE	I/O	$I_{CC}$
H	X	X	X	Not selected	Hi-Z	Standby
X	L	X	X	Not selected	Hi-Z	Standby
L	H	H	H	$D_{OUT}$ disabled	Hi-Z	Active
L	H	L	H	Read	$D_{OUT}$	Active
L	H	X	L	Write	$D_{IN}$	Active

## Timing Waveforms

### Read Cycle No. 1 (Address Access)




### Read Cycle No. 2 (Chip Enable Access)






**Timing Waveforms (cont)**


**Write Cycle No. 1 ( $\overline{WE}$  Controlled)**



**Write Cycle No. 3 ( $\overline{CE}_2$  Controlled)**



**Write Cycle No. 2 ( $\overline{CE}_1$  Controlled)**



**Low  $V_{CC}$  Data Retention Characteristics**


$T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Data retention supply voltage	$V_{CCDR1}$	2.0		5.5	V	$\overline{CE}_1 \geq V_{CC} - 0.2\text{V}$ $\overline{CE}_2 \geq V_{CC} - 0.2\text{V}$
Data retention supply voltage	$V_{CCDR2}$	2.0		5.5	V	$\overline{CE}_2 \leq 0.2\text{V}$
Data retention supply current	$I_{CCDR1}$		0.01	10[1]	$\mu\text{A}$	$V_{CC} = 3.0\text{V}$ $\overline{CE}_1 \geq V_{CC} - 0.2\text{V}$ $\overline{CE}_2 \geq V_{CC} - 0.2\text{V}$
Data retention supply current	$I_{CCDR2}$		0.01	10[1]	$\mu\text{A}$	$V_{CC} = 3.0\text{V}$ $\overline{CE}_2 \leq 0.2\text{V}$
Chip deselect to data retention time	$t_{CDR}$	0			ns	
Operation recovery time	$t_R$ , $t_{RC}$				ns	


**Note:** [1]  $\mu\text{PD4464-15L/20L}$ : 1.0  $\mu\text{A}$  max ( $-40^\circ\text{C}$  to  $60^\circ\text{C}$ )  
0.2  $\mu\text{A}$  max ( $-40^\circ\text{C}$  to  $25^\circ\text{C}$ )

## Timing Waveforms (cont)

### Data Retention ( $\overline{CE}_1$ Controlled)



### Data Retention ( $CE_2$ Controlled)





### Description

The μPD43256 is a high-speed, low-power, 32,768-word by 8-bit static MIX-MOS RAM fabricated with advanced silicon-gate MIX-MOS technology. The μPD43256 is a low standby power device using n-channel memory cells with polysilicon resistors. Furthermore, a novel circuitry technique makes the μPD43256 a high-speed and low operating power device which requires no clock or refreshing to operate.

Minimum standby power is drawn by this device when CS is at a high level, independently of the other inputs' levels.

Data retention is guaranteed at a power supply voltage as low as 2 V (μPD43256-10L/12L/15L).

The μPD43256C is packaged in a standard 28-pin plastic dual-in-line package.

The μPD43256G is packaged in a standard 28-pin plastic miniflat (SOP) package.

### Features

- Single +5V supply
- Fully static operation — no clock or refreshing required
- TTL-compatible — all inputs and outputs
- Common I/O using three-state output
- One Chip Select and one Output Enable input for easy application
- Data retention voltage
  - μPD43256-10L/12L/15L: 2 V min
- Standard 28-pin plastic DIP and miniflat (SOP) packages

### Performance Ranges


Device	Access Time	Cycle Time	Power Supply (Max)	
			Active	Standby
μPD43256-10	100 ns	100 ns	70 mA	2 mA
μPD43256-12	120 ns	120 ns	70 mA	2 mA
μPD43256-15	150 ns	150 ns	70 mA	2 mA
μPD43256-10L	100 ns	100 ns	70 mA	100 μA
μPD43256-12L	120 ns	120 ns	70 mA	100 μA
μPD43256-15L	150 ns	150 ns	70 mA	100 μA

### Capacitance

T<sub>A</sub> = 25°C, f = 1MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	C <sub>IN</sub>			5	pF	V <sub>IN</sub> = 0 V
Input/output capacitance	C <sub>I/O</sub>			8	pF	V <sub>I/O</sub> = 0 V


### Pin Configuration



### Pin Identification Table

No.	Symbol	Function
1-10, 21, 23-26	A <sub>0</sub> -A <sub>14</sub>	Address input
11-13, 15-19	I/O <sub>1</sub> -I/O <sub>8</sub>	Data input/output
14	GND	Ground
20	CS	Chip select
22	OE	Output enable
27	WE	Write enable
28	V <sub>CC</sub>	Power (+5 V)

### Block Diagram



**Absolute Maximum Ratings**

Power supply voltage, V <sub>CC</sub>	-0.5[1] to 7.0 V
Input voltage, V <sub>IN</sub>	-0.5[1] to V <sub>CC</sub> + 0.5 V
Output voltage, V <sub>I/O</sub>	-0.5[1] to V <sub>CC</sub> + 0.5 V
Operating temperature, T <sub>OPR</sub>	0 to 70°C
Storage temperature, T <sub>STG</sub>	-55 to 125°C
Power dissipation, P <sub>D</sub>	1.0 W

Note: [1] -3.0 V min (pulse width 50 ns)

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Recommended DC Operating Conditions**

T<sub>A</sub> = 0 to 70°C

Parameter	Symbol	Limits			Unit
		Min	Typ	Max	
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Input low voltage	V <sub>IL</sub>	-0.3[1]		0.8	V
Input high voltage	V <sub>IH</sub>		2.2	V <sub>CC</sub> + 0.5	V

Note: [1] -3.0 V min (pulse width 50 ns)

**DC Characteristics**

T<sub>A</sub> = 0 to 70°C, V<sub>CC</sub> = 5 V ± 10%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input leakage current	I <sub>LI</sub>			1	μA	V <sub>IN</sub> = 0 to V <sub>CC</sub>
I/O leakage current	I <sub>LO</sub>			1	μA	V <sub>I/O</sub> = 0 to V <sub>CC</sub> CS ≥ V <sub>IH</sub> or OE ≥ V <sub>IH</sub> or WE ≤ V <sub>IL</sub>
Operating supply current	I <sub>CCA</sub>	Note 1	70		mA	CS ≤ V <sub>IL</sub> , Min Cycle I <sub>I/O</sub> = 0
Standby supply current	I <sub>SB</sub>		Note 2		mA	CS ≥ V <sub>IH</sub>
Standby supply current	I <sub>SB1</sub>	Note 3	Note 3		mA	CS ≥ V <sub>CC</sub> - 0.2 V
Output low voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 2.1 mA
Output high voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -1.0 mA

- Notes: [1] μPD43256-10/10L: 35 mA typ  
 μPD43256-12/12L: 30 mA typ  
 μPD43256-15/15L: 25 mA typ  
 [2] μPD43256-10/12/15: 5 mA max  
 μPD43256-10L/12L/15L: 3 mA max  
 [3] μPD43256-10/12/15: 20 μA typ, 2 mA max  
 μPD43256-10L/12L/15L: 2 μA typ, 100 μA max

**AC Characteristics**

T<sub>A</sub> = 0 to 70°C, V<sub>CC</sub> = 5 V ± 10%

Parameter	Symbol	μPD43256-10/10L		μPD43256-12/12L		μPD43256-15/15L		Unit
		Min	Max	Min	Max	Min	Max	
<b>Read Cycle</b>								
Read cycle time	t <sub>RC</sub>	100		120		150		ns
Address access time	t <sub>AA</sub>		100		120		150	ns
Chip select access time	t <sub>ACS</sub>		100		120		150	ns
Output enable to output valid	t <sub>OE</sub>		50		60		70	ns
Output hold from address change	t <sub>OH</sub>	10		10		10		ns
Chip select to output in Lo-Z	t <sub>CLZ</sub>	10		10		10		ns
Output enable to output in Lo-Z	t <sub>OLZ</sub>	5		5		5		ns
Chip select to output in Hi-Z	t <sub>CHZ</sub>		35		40		50	ns
Output enable to output in Hi-Z	t <sub>OHZ</sub>		35		40		50	ns
<b>Write Cycle</b>								
Write cycle time	t <sub>WC</sub>	100		120		150		ns
Chip select to end of write	t <sub>CW</sub>	80		85		100		ns
Address valid to end of write	t <sub>AW</sub>	80		85		100		ns
Address setup time	t <sub>AS</sub>	0		0		0		ns
Write pulse width	t <sub>WP</sub>	70		70		90		ns
Write recovery time	t <sub>WR</sub>	5		5		5		ns
Data valid to end of write	t <sub>DW</sub>	40		50		60		ns
Data hold time	t <sub>DH</sub>	0		0		0		ns
Write enable to output in Hi-Z	t <sub>WHZ</sub>		35		40		50	ns
Output active from end of write	t <sub>OW</sub>	10		10		10		ns


**AC Test Conditions**

Input pulse levels	0.8 to 2.2 V
Input pulse rise and fall time	5 ns
Timing reference levels	1.5 V

**Truth Table**


CS	OE	WE	MODE	I/O	I <sub>cc</sub>
H	X	X	Not selected	Hi-Z	Standby
L	H	H	Not selected	Hi-Z	Active
L	L	H	Read	D <sub>OUT</sub>	Active
L	X	L	Write	D <sub>IN</sub>	Active

### AC Test Circuits




### Timing Waveforms

#### Read Cycle No. 1 (Address Access) (Notes 1, 2)




#### Read Cycle No. 2 (Chip Select Access) (Notes 1, 3)




**Timing Waveforms (Cont)**

**Write Cycle No. 1 ( $\overline{WE}$  Controlled) (Notes 1, 2, 3)**



**Write Cycle No. 2 ( $\overline{CS}$  Controlled) (Notes 1, 2)**




### Low V<sub>CC</sub> Data Retention Characteristics

T<sub>A</sub> = 0 to 70°C for μPD43256-10L/12L/15L

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Data retention supply voltage	V <sub>CCDR</sub>	2.0	5.5		V	CS ≥ V <sub>CC</sub> - 0.2 V
Data retention supply current	I <sub>CCDR</sub>		1	50	μA	V <sub>CC</sub> = 3.0 V, CS ≥ V <sub>CC</sub> - 0.2 V
Chip deselection to data retention mode	t <sub>CDR</sub>	0			ns	
Operation recovery time	t <sub>R</sub>	t <sub>RC</sub>			ns	

### Data Retention Timing Chart









**Section 8 — ECL RAMs**

**Page**

$\mu$ PB10422	256 x 4-Bit 10K ECL RAM .....	8-1
$\mu$ PB10470	4,096 x 1-Bit 10K ECL RAM .....	8-5
$\mu$ PB10474	1,024 x 4-Bit 10K ECL RAM .....	8-9
$\mu$ PB100422	256 x 4-Bit 100K ECL RAM .....	8-13
$\mu$ PB100470	4,096 x 1-Bit 100K ECL RAM .....	8-17
$\mu$ PB100474	1,024 x 4-Bit 100K ECL RAM .....	8-21

### Description

The NEC  $\mu$ PB10422 is a very high speed ECL 10K interface RAM. It is organized as 256 words by 4 bits with non-inverted open emitter outputs and low power consumption. Two fast access time versions are available: 7 ns max. ( $\mu$ PB10422-7) and 10 ns max. ( $\mu$ PB10422-10). The  $\mu$ PB10422 is available in a 400 mil 24-pin ceramic DIP.


### Features

- 256 word x 4-bit organization
- ECL 10K interface
- Non-inverted open emitter output
- Fast access times
- Low power consumption
- Available in a 24-pin ceramic DIP

### Performance Ranges

Device	Package	Access Time (Max)	Supply Current (Min)
$\mu$ PB10422-7	24-pin ceramic DIP	7 ns	-220 mA
$\mu$ PB10422-10	24-pin ceramic DIP	10 ns	-220 mA

### Pin Configuration




83-003220A

### Pin Identification

No.	Symbol	Function
1	VCCA	Power supply (output devices)
2, 4, 21, 23	DO <sub>1</sub> -DO <sub>4</sub>	Data outputs
3, 5, 20, 22	BS <sub>1</sub> -BS <sub>4</sub>	Block select inputs
6, 7, 18, 19	DI <sub>1</sub> -DI <sub>4</sub>	Data inputs
8	WE	Write enable
9-11, 13-17	A <sub>0</sub> -A <sub>7</sub>	Addresses
12	VEE	Power supply
24	VCC	Power supply (current switches and bias driver)

### Block Diagram



83-003215A

**Absolute Maximum Ratings**

Supply voltage, $V_{EE}$ to $V_{CC}$	+0.5 to -7.0 V
Input voltage, $V_{IN}$	+0.5 V to $V_{EE}$
Output current, $I_{OUT}$	+0.1 to -30 mA
Storage temperature, $T_{STG}$	-65 to +150 °C
Under bias, $T_{STG}$ (bias)	-55 to +125 °C

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**DC Characteristics**

$T_A = 0$  to 75 °C,  $V_{EE} = -5.2$  V, output load = 50 Ω to -2 V

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
Output voltage, high	$V_{OH}$	-1000	-840	mV	$V_{IN} = V_{IH}$ max or $V_{IL}$ min, $T_A = 0^\circ\text{C}$
		-960	-810	mV	$V_{IN} = V_{IH}$ max or $V_{IL}$ min, $T_A = 25^\circ\text{C}$
		-900	-720	mV	$V_{IN} = V_{IH}$ max or $V_{IL}$ min, $T_A = 75^\circ\text{C}$
Output voltage, low	$V_{OL}$	-1870	-1665	mV	$V_{IN} = V_{IH}$ max or $V_{IL}$ min, $T_A = 0^\circ\text{C}$
		-1850	-1650	mV	$V_{IN} = V_{IH}$ max or $V_{IL}$ min, $T_A = 25^\circ\text{C}$
		-1830	-1625	mV	$V_{IN} = V_{IH}$ max or $V_{IL}$ min, $T_A = 75^\circ\text{C}$
Output threshold voltage, high	$V_{OHC}$	-1020		mV	$V_{IN} = V_{IH}$ min or $V_{IL}$ max, $T_A = 0^\circ\text{C}$
		-980		mV	$V_{IN} = V_{IH}$ min or $V_{IL}$ max, $T_A = 25^\circ\text{C}$
		-920		mV	$V_{IN} = V_{IH}$ min or $V_{IL}$ max, $T_A = 75^\circ\text{C}$
Output threshold voltage, low	$V_{OLC}$		-1645	mV	$V_{IN} = V_{IH}$ min or $V_{IL}$ max, $T_A = 0^\circ\text{C}$
			-1630	mV	$V_{IN} = V_{IH}$ min or $V_{IL}$ max, $T_A = 25^\circ\text{C}$
			-1605	mV	$V_{IN} = V_{IH}$ min or $V_{IL}$ max, $T_A = 75^\circ\text{C}$
Input voltage, high	$V_{IH}$	-1145	-840	mV	For all inputs, $T_A = 0^\circ\text{C}$
		-1105	-810	mV	For all inputs, $T_A = 25^\circ\text{C}$
		-1045	-720	mV	For all inputs, $T_A = 75^\circ\text{C}$
Input voltage, low	$V_{IL}$	-1870	-1490	mV	For all inputs, $T_A = 0^\circ\text{C}$
		-1850	-1475	mV	For all inputs, $T_A = 25^\circ\text{C}$
		-1830	-1450	mV	For all inputs, $T_A = 75^\circ\text{C}$
Input current, high	$I_{IH}$		220	μA	$V_{IN} = V_{IH}$ max
Input current, low	$I_{IL}$	0.5	170	μA	BS1-BS4, $V_{IN} = V_{IL}$ min
		-50		μA	All others, $V_{IN} = V_{IL}$ min
Supply current	$I_{EE}$	-220		mA	All inputs and outputs open

**Note:**

(1) Device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

## Capacitance

Parameter	Symbol	Limits						Unit
		μPB10422-7			μPB10422-10			
		Min	Typ	Max	Min	Typ	Max	
Input capacitance	$C_{IN}$		4		4		pF	
Output capacitance	$C_{OUT}$		5		5		pF	

## AC Characteristics

$T_A = 0$  to  $75^\circ\text{C}$ ,  $V_{EE} = -5.2\text{ V} \pm 5\%$


Parameter	Symbol	Limits						Unit
		μPB10422-7			μPB10422-10			
		Min	Typ	Max	Min	Typ	Max	
<b>Read Mode</b>								
Block select access time	$t_{ABS}$			5		5		ns
Block select recovery time	$t_{RBS}$			5		5		ns
Address access time	$t_{AA}$			7		10		ns
<b>Write Mode</b>								
Write pulse width	$t_W$	5		6				ns
Data setup time	$t_{WSD}$	1		2				ns
Data hold time	$t_{WHD}$	1		2				ns
Address setup time	$t_{WSA}$	1		2				ns
Address hold time	$t_{WHA}$	1		2				ns
Block select setup time	$t_{WSBS}$	1		2				ns
Block select hold time	$t_{WHBS}$	1		2				ns
Write disable time	$t_{WS}$		5			5		ns
Write recovery time	$t_{WR}$		6			9		ns
<b>Output Rise and Fall Times</b>								
Output rise time	$t_R$		2			2		ns
Output fall time	$t_F$		2			2		ns

### Note:

- (1) Device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.
- (2) All timing measurements are referenced to 50% input levels.


## Timing Waveforms

### Read Mode



83-003218A

### Write Mode



83-003219A

Figure 1. Loading Conditions Test Circuit





Figure 2. Input Pulse



## Description

The NEC μPB10470 is a very high-speed ECL 100K interface Random-access Memory. The device is organized as 4K words by 1 bit, with an open emitter output (noninverted), and low power consumption. Two fast access time versions are available: 10 ns max (μPB10470-10) and 15 ns max (μPB10470-15).


The μPB10470 is available in a hermetic, 300mil, 18-lead DIP.

## Features


- 4K-word × 1-bit organization
- ECL 100K interface
- Open emitter output (noninverted)
- Fast access times
- Low power consumption
- Available in 18-lead, 300mil, DIP and LCC
- 2 performance ranges:

Device	Package	Access Time	Power Consumption
μPB10470-10	DIP	10ns max	1.2W max
μPB10470-15	DIP	15ns max	1.2W max

## Block Diagram



## Pin Configuration



## Pin Identification

Pin		
No.	Symbol	Function
1	D <sub>OUT</sub>	Data Output
2-8, 10-14	A <sub>0</sub> -A <sub>11</sub>	Addresses
9	V <sub>EE</sub>	Power Supply
15	WE	Write Enable
16	CS	Chip Enable
17	D <sub>IN</sub>	Data Input
18	V <sub>CC</sub>	Power Supply

## Absolute Maximum Ratings\*

Supply Voltage, V <sub>EE</sub> to V <sub>CC</sub>	+0.5V to -7.0V
Input Voltage, V <sub>IN</sub>	+0.5V to V <sub>EE</sub>
Output Current, I <sub>OUT</sub>	+0.1mA to -30mA
Storage Temperature, T <sub>STG</sub>	-65°C to +150°C
Under Bias, T <sub>STG</sub> (Bias)	-55°C to +125°C

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

Parameter	Symbol	Limits						Unit	Test Conditions
		10470-10			10470-15				
		Min	Typ	Max	Min	Typ	Max		
Input Capacitance	C <sub>IN</sub>		4		4			pF	
Output Capacitance	C <sub>OUT</sub>		5		5			pF	



**DC Characteristics** ①

$T_A = 0^\circ\text{C to } +75^\circ\text{C}; V_{EE} = -5.2\text{V}; \text{Output Load} = 50\Omega \text{ to } -2\text{V}$

Parameter	Symbol	$T_A(^{\circ}\text{C})$	Limits			Unit	Test Conditions	
			Min	Typ	Max			
Output Voltage	$V_{OH}$	0	-1000	-840		mV	$V_{IN} = V_{IHA} \text{ or } V_{ILB}$	
		+25	-960	-810				
		+75	-900	-720				
		0	-1870	-1665				
Output Voltage	$V_{OL}$	+25	-1850	-1650		mV	$V_{IN} = V_{IHA} \text{ or } V_{ILB}$	
		+75	-1830	-1625				
		0	-1020					
		+25	-980					
Output Threshold Voltage	$V_{OHC}$	+75	-920			mV	$V_{IN} = V_{IHB} \text{ or } V_{ILA}$	
		0		-1645				
		+25		-1630				
		+75		-1605				
Input Voltage	$V_{IH}$	0	-1145	-840		mV	Guaranteed input voltage high for all inputs.	
		+25	-1105	-810				
		+75	-1045	-720				
		0	-1870	-1490				
Input Voltage	$V_{IL}$	+25	-1850	-1475		mV	Guaranteed input voltage low for all inputs.	
		+75	-1830	-1450				
		0 to +75		220				$V_{IN} = V_{IHA}$
		0 to +75	0.5	170	$\mu\text{A}$			
0 to +75	-50							
Supply Current	$I_{EE}$	0 to +75	-220		mA	All inputs and outputs are open.		

**Note:** ① The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow greater than 2.0m/sec maintained.

**AC Characteristics** ①

$T_A = 0^\circ\text{C to } +75^\circ\text{C}; V_{EE} = -5.2\text{V} \pm 5\%$

**Read Mode**

Parameter	Symbol	Limits			Unit	Test Conditions
		10470-10	10470-15			
Chip Select Access Time	$t_{ACS}$		6	8	ns	
Chip Select Recovery Time	$t_{RCS}$		6	8	ns	
Address Access Time	$t_{AA}$		10	15	ns	

**Write Mode**

Parameter	Symbol	Limits			Unit	Test Conditions
		10470-10	10470-15			
Write Pulse Width	$t_{W}$	10		15	ns	
Data Set-up Time	$t_{WSD}$	2		2	ns	
Data Hold Time	$t_{WHD}$	2		2	ns	
Address Set-up Time	$t_{WSA}$	3		3	ns	
Address Hold Time	$t_{WHA}$	2		2	ns	
Chip Select Set-up Time	$t_{WSCS}$	2		2	ns	
Chip Select Hold Time	$t_{WHCS}$	2		2	ns	
Write Disable Time	$t_{WS}$		6	8	ns	
Write Recovery Time	$t_{WR}$		10	10	ns	

**Note:** ① The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow greater than 2.0m/sec maintained.

**AC Characteristics (Cont.)** ①

$T_A = 0^\circ\text{C to } +75^\circ\text{C}; V_{EE} = -5.2\text{V} \pm 5\%$

**Output Rise and Fall Times**

Parameter	Symbol	Limits			Unit	Test Conditions
		10470-10	10470-15			
Rise Time	$t_R$		2	2	ns	
Fall Time	$t_F$		2	2	ns	


**Note:** ① The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow greater than 2.0m/sec maintained.

**Truth Table**

	Input			Output	Mode
	CS	WE	$D_{IN}$		
H	X	X	L	L	Not Selected
L	L	L	L	L	Write 0
L	L	H	L	L	Write 1
L	H	X	$D_{OUT}$	$D_{OUT}$	Read


**Note:** X = Don't care.

**Figure 1. Loading Conditions Test Circuit**




**Note:**  $R_L = 50\Omega; C_L = 30\text{pF}$ .

**Figure 2. Input Pulse Test Circuit**



**Note:**  $t_R = t_F = 2.5\text{ns (typ)}$ .

## Timing Waveforms





### Description

The NEC  $\mu$ PB10474 is a very high speed ECL 10k interface random access memory (RAM). It is organized as 1,024 words by 4 bits with non-inverted open emitter outputs and low power consumption. Three access time versions are available: 8 ns max. ( $\mu$ PB10474-8), 10 ns max. ( $\mu$ PB10474-10), and 15 ns max. ( $\mu$ PB10474-15). The  $\mu$ PB10474 is available in a hermetic, 400 mil, 24-pin DIP.


### Features

- 1,024 word x 4-bit organization
- ECL 10k interface
- Non-inverted open emitter outputs
- Fast access times
- Low power consumption
- Available in a 24-pin 400 mil DIP ( $\mu$ PB10474D)

### Performance Ranges

Device	Package	Access Time (Max)	Supply Current (Min)
$\mu$ PB10474-8	24-pin DIP	8 ns	-220 mA
$\mu$ PB10474-10	24-pin DIP	10 ns	-220 mA
$\mu$ PB10474-15	24-pin DIP	15 ns	-220 mA


### Pin Configuration



### Pin Identification

No.	Symbol	Function
1	VCCA	Power supply (output devices)
2, 3, 22, 23	DO <sub>1</sub> -DO <sub>4</sub>	Data outputs
4-9, 11, 13-15	A <sub>0</sub> -A <sub>9</sub>	Addresses
10	NC	No connection
12	VEE	Power supply
16	$\overline{WE}$	Write enable
17	$\overline{CS}$	Chip select
18-21	DI <sub>1</sub> -DI <sub>4</sub>	Data inputs
24	VCC	Power supply (current switches and bias driver)

### Block Diagram



**Absolute Maximum Ratings**

Supply voltage, $V_{EE}$ to $V_{CC}$	+0.5 to -7.0 V
Input voltage, $V_{IN}$	+0.5 V to $V_{EE}$
Output current, $I_{OUT}$	+0.1 to -30 mA
Storage temperature, $T_{STG}$	-65 to +150°C
Under bias, $T_{STG}(bias)$	-55 to +125°C

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Typ Max		
Input capacitance	$C_{IN}$	4		pF	f = 1 MHz
Output capacitance	$C_{OUT}$	5		pF	f = 1 MHz

**DC Characteristics**

$T_A = 0$  to 75°C,  $V_{EE} = -5.2$  V, output load = 50 Ω to -2 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output voltage, high	$V_{OH}$	-1000		-840	mV	$V_{IN} = V_{IH}$ max or $V_{IL}$ min, $T_A = 0^\circ\text{C}$
	$V_{OH}$	-960		-810	mV	$V_{IN} = V_{IH}$ max or $V_{IL}$ min, $T_A = 25^\circ\text{C}$
	$V_{OH}$	-900		-720	mV	$V_{IN} = V_{IH}$ max or $V_{IL}$ min, $T_A = 75^\circ\text{C}$
Output voltage, low	$V_{OL}$	-1870		-1665	mV	$V_{IN} = V_{IH}$ max or $V_{IL}$ min, $T_A = 0^\circ\text{C}$
	$V_{OL}$	-1850		-1650	mV	$V_{IN} = V_{IH}$ max or $V_{IL}$ min, $T_A = 25^\circ\text{C}$
	$V_{OL}$	-1830		-1625	mV	$V_{IN} = V_{IH}$ max or $V_{IL}$ min, $T_A = 75^\circ\text{C}$
Output threshold voltage, high	$V_{OHC}$	-1020			mV	$V_{IN} = V_{IH}$ min or $V_{IL}$ max, $T_A = 0^\circ\text{C}$
	$V_{OHC}$	-980			mV	$V_{IN} = V_{IH}$ min or $V_{IL}$ max, $T_A = 25^\circ\text{C}$
	$V_{OHC}$	-920			mV	$V_{IN} = V_{IH}$ min or $V_{IL}$ max, $T_A = 75^\circ\text{C}$
Output threshold voltage, low	$V_{OLC}$			-1645	mV	$V_{IN} = V_{IH}$ min or $V_{IL}$ max, $T_A = 0^\circ\text{C}$
	$V_{OLC}$			-1630	mV	$V_{IN} = V_{IH}$ min or $V_{IL}$ max, $T_A = 25^\circ\text{C}$
	$V_{OLC}$			-1605	mV	$V_{IN} = V_{IH}$ min or $V_{IL}$ max, $T_A = 75^\circ\text{C}$
Input voltage, high	$V_{IH}$	-1145		-840	mV	For all inputs, $T_A = 0^\circ\text{C}$
	$V_{IH}$	-1105		-810	mV	For all inputs, $T_A = 25^\circ\text{C}$
	$V_{IH}$	-1045		-720	mV	For all inputs, $T_A = 75^\circ\text{C}$
Input voltage, low	$V_{IL}$	-1870		-1490	mV	For all inputs, $T_A = 0^\circ\text{C}$
	$V_{IL}$	-1850		-1475	mV	For all inputs, $T_A = 25^\circ\text{C}$
	$V_{IL}$	-1830		-1450	mV	For all inputs, $T_A = 75^\circ\text{C}$
Input current, high	$I_{IH}$			220	μA	$V_{IN} = V_{IH}$ max
Input current, low	$I_{IL}$	0.5		170	μA	For CS; $V_{IN} = V_{IL}$ min
	$I_{IL}$	-50			μA	For all others; $V_{IN} = V_{IL}$ min
Supply current	$I_{EE}$	-220			mA	All inputs and outputs open

**Note:**

(1) Device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

## AC Characteristics


$T_A = 0 \text{ to } 75^\circ\text{C}$ ,  $V_{EE} = -5.2 \text{ V} \pm 5\%$ , output load =  $50 \Omega$  to  $-2 \text{ V}$

Parameter	Symbol	Limits									Unit
		μPB10474-8			μPB10474-10			μPB10474-15			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>Read Mode</b>											
Chip select access time	$t_{ACS}$			5			6			8	ns
Chip select recovery time	$t_{RCS}$			5			6			8	ns
Address access time	$t_{AA}$			8			10			15	ns
<b>Write Mode</b>											
Write pulse width	$t_W$	6			10			15			ns
Data setup time	$t_{WSD}$	1			2			2			ns
Data hold time	$t_{WHD}$	1			2			2			ns
Address setup time	$t_{WSA}$	1			3			3			ns
Address hold time	$t_{WHA}$	1			2			2			ns
Chip select setup time	$t_{WSCS}$	1			2			2			ns
Chip select hold time	$t_{WHCS}$	1			2			2			ns
Write disable time	$t_{WS}$			5			6			8	ns
Write recovery time	$t_{WR}$			8			10			10	ns
<b>Output Rise and Fall Times</b>											
Output rise time	$t_R$		2			2			2		ns
Output fall time	$t_F$		2			2			2		ns


### Note:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

**Figure 1. Loading Conditions Test Circuit**



**Figure 2. Input Pulse**




## Truth Table


Input			Output	Mode
CS	WE	D <sub>IN</sub>		
H	X	X	L	Not Selected
L	L	L	L	Write 0
L	L	H	L	Write 1
L	H	X	D <sub>OUT</sub>	Read

**Timing Waveforms**

**Read Mode**



**Write Mode**



### Description

The NEC  $\mu$ PB100422 is a very high speed ECL 100k interface RAM. It is organized as 256 words by 4 bits with a non-inverted open emitter output and low power consumption. Two fast access time versions are available: 7 ns max. ( $\mu$ PB100422-7) and 10 ns max. ( $\mu$ PB100422-10). The  $\mu$ PB100422 is available in a 400 mil 24-pin ceramic DIP or a 24-pin ceramic flatpack.

### Features


- 256 word x 4-bit organization
- ECL 100k interface
- Non-inverted open emitter output
- Fast access times
- Low power consumption
- Available in a 24-pin 400 mil DIP or a 24-pin flatpack

### Performance Ranges

Device	Package	Access Time (Max)	Supply Current (Min)
$\mu$ PB100422D-7	24-pin DIP	7 ns	-220 mA
$\mu$ PB100422B-7	24-pin flat	7 ns	-220 mA
$\mu$ PB100422D-10	24-pin DIP	10 ns	-220 mA
$\mu$ PB100422B-10	24-pin flat	10 ns	-220 mA


### Pin Configurations

#### 24-Pin DIP



83-003219A

#### 24-Pin Flatpack



83-003214A



### Pin Identification


#### Ceramic DIP

No.	Symbol	Function
1, 12, 13, 24	DI <sub>1</sub> -DI <sub>4</sub>	Data inputs
2, 4, 9, 11	$\overline{BS}_1$ - $\overline{BS}_4$	Block select inputs
3, 5, 8, 10	DO <sub>1</sub> -DO <sub>4</sub>	Data outputs
6	V <sub>CC</sub>	Power supply (current switches and bias driver)
7	V <sub>CCA</sub>	Power supply (output devices)
14	$\overline{WE}$	Write enable
15-17, 19-23	A <sub>0</sub> -A <sub>7</sub>	Addresses
18	V <sub>EE</sub>	Power supply

#### Ceramic Flatpack

No.	Symbol	Function
1, 2, 18-20, 22-24	A <sub>0</sub> -A <sub>7</sub>	Addresses
3, 4, 15, 16	DI <sub>1</sub> -DI <sub>4</sub>	Data inputs
5, 7, 12, 14	$\overline{BS}_1$ - $\overline{BS}_4$	Block select inputs
6, 8, 11, 13	DO <sub>1</sub> -DO <sub>4</sub>	Data outputs
9	V <sub>CC</sub>	Power supply (current switches and bias driver)
10	V <sub>CCA</sub>	Power supply (output devices)
17	$\overline{WE}$	Write enable
21	V <sub>EE</sub>	Power supply

### Block Diagram



### Absolute Maximum Ratings

Supply voltage, V <sub>EE</sub> to V <sub>CC</sub>	+0.5 to -7.0 V
Input voltage, V <sub>IN</sub>	+0.5 V to V <sub>EE</sub>
Output current, I <sub>OUT</sub>	+0.1 to -30 mA
Storage temperature, T <sub>STG</sub>	-65 to +150 °C
Under bias, T <sub>STG(bias)</sub>	-55 to +125 °C

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Capacitance

Parameter	Symbol	Limits						
		μPB100422-7		μPB100422-10				
		Min	Typ	Max	Min	Typ	Max	Unit
Input capacitance	C <sub>IN</sub>		4		4			pF
Output capacitance	C <sub>OUT</sub>		5		5			pF

## DC Characteristics

T<sub>A</sub> = 0 to 85°C, V<sub>EE</sub> = -4.5 V, output load = 50 Ω to -2 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output voltage, high	V <sub>OH</sub>	-1025		-880	mV	V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min
Output voltage, low	V <sub>OL</sub>	-1810		-1620	mV	V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min
Output threshold voltage, high	V <sub>OHC</sub>	-1035			mV	V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max
Output threshold voltage, low	V <sub>OLC</sub>			-1610	mV	V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max
Input voltage, high	V <sub>IH</sub>	-1165		-880	mV	For all inputs
Input voltage, low	V <sub>IL</sub>	-1810		-1475	mV	For all inputs
Input current, high	I <sub>IH</sub>			220	μA	V <sub>IN</sub> = V <sub>IH</sub> max
Input current, low	I <sub>IL</sub>	0.5		170	μA	BS <sub>1</sub> -BS <sub>4</sub> , V <sub>IN</sub> = V <sub>IL</sub> min
	I <sub>IL</sub>	-50			μA	All others, V <sub>IN</sub> = V <sub>IL</sub> min
Supply current	I <sub>EE</sub>	-220			mA	All inputs and outputs open

### Note:

(1) Device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

## AC Characteristics

T<sub>A</sub> = 0 to 85°C, V<sub>EE</sub> = -4.5 V ± 5%

Parameter	Symbol	Limits						Unit
		μPB100422-7			μPB100422-10			
Min	Typ	Max	Min	Typ	Max			
<b>Read Mode</b>								
Block select access time	t <sub>ABS</sub>		5		5			ns
Block select recovery time	t <sub>RBS</sub>		5		5			ns
Address access time	t <sub>AA</sub>		7		10			ns
<b>Write Mode</b>								
Write pulse width	t <sub>W</sub>	5		6				ns
Data setup time	t <sub>WSD</sub>	1		2				ns
Data hold time	t <sub>WHD</sub>	1		2				ns
Address setup time	t <sub>WSA</sub>	1		2				ns
Address hold time	t <sub>WHA</sub>	1		2				ns
Block select setup time	t <sub>WSBS</sub>	1		2				ns
Block select hold time	t <sub>WHBS</sub>	1		2				ns
Write disable time	t <sub>WS</sub>		5		5			ns
Write recovery time	t <sub>WR</sub>		6		9			ns


Parameter	Symbol	Limits						Unit
		μPB100422-7			μPB100422-10			
Min	Typ	Max	Min	Typ	Max			
<b>Output Rise and Fall Times</b>								
Output rise time	t <sub>R</sub>		2		2			ns
Output fall time	t <sub>F</sub>		2		2			ns

### Note:


(1) Device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

(2) All timing measurements are referenced to 50% input levels.

**Figure 1. Loading Conditions Test Circuit**




**Figure 2. Input Pulse**




**Timing Waveforms**

**Read Mode**



**Write Mode**



### Description

The NEC  $\mu$ PB100470 is a very high-speed ECL 100K interface Random-access Memory with full voltage and temperature compensation. The device is organized as 4K words by 1 bit, with an open emitter output (noninverted), and low power consumption. Two fast access time versions are available: 10ns max ( $\mu$ PB100470-10) and 15ns max ( $\mu$ PB100470-15).


The  $\mu$ PB100470 is available in a hermetic, 300mil, 18-lead DIP.

### Features


- 4K-word  $\times$  1-bit organization
- ECL 100K interface with full voltage and temperature compensation
- Open emitter output (noninverted)
- Fast access times
- Low power consumption
- Available in 18-lead, 300mil, DIP and LCC
- 4 performance ranges:

Device	Package	Access Time	Power Consumption
$\mu$ PB100470-10	DIP	10ns max	1W max
$\mu$ PB100470-15	DIP	15ns max	1W max

### Block Diagram



### Pin Configuration



### Pin Identification

Pin		
No.	Symbol	Function
1	D <sub>OUT</sub>	Data Output
2-8, 10-14	A <sub>0</sub> -A <sub>11</sub>	Addresses
9	V <sub>EE</sub>	Power Supply
15	WE	Write Enable
16	CS	Chip Select
17	D <sub>IN</sub>	Data Input
18	V <sub>CC</sub>	Power Supply

### Absolute Maximum Ratings\*

Supply Voltage, V <sub>EE</sub> to V <sub>CC</sub>	+0.5V to -7.0V
Input Voltage, V <sub>IN</sub>	+0.5V to V <sub>EE</sub>
Output Current, I <sub>OUT</sub>	+0.1mA to -30mA
Storage Temperature, T <sub>STG</sub>	-65°C to +150°C
Under Bias, T <sub>STG</sub> (Bias)	-55°C to +125°C

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Capacitance

Parameter	Symbol	Limits						Unit	Test Conditions
		100470-10			100470-15				
Input Capacitance	C <sub>IN</sub>		4		4			pF	
Output Capacitance	C <sub>OUT</sub>		5		5			pF	

## μPB100470

### DC Characteristics ①

$T_A = 0^\circ\text{C to } +85^\circ\text{C}; V_{EE} = -4.5\text{V};$   
**Output Load =  $50\Omega$  to  $-2\text{V}$**

Parameter	Symbol	$T_A(^{\circ}\text{C})$	Limits			Unit	Test Conditions
			Min	Typ	Max		
Output Voltage	$V_{OH}$	0 to +85	-1025		-880	mV	$V_{IN} = V_{IH}$ or $V_{IL}$
	$V_{OL}$	0 to +85	-1810		-1620		
Output Threshold Voltage	$V_{OHC}$	0 to +85	-1035			mV	$V_{IN} = V_{IH}$ or $V_{IL}$
	$V_{OLC}$	0 to +85			-1610		
Input Voltage	$V_{IH}$	0 to +85	-1165		-880	mV	Guaranteed input voltage high for all inputs.
	$V_{IL}$	0 to +85	-1810		-1475		Guaranteed input voltage low for all inputs.
Input Current	$I_{IH}$	0 to +85			220	$\mu\text{A}$	$V_{IN} = V_{IH}$
	$I_{IL}$	0 to +85	0.5		170		Others $V_{IN} = V_{IL}$
Supply Current	$I_{EE}$	0 to +85	-220			mA	All inputs and outputs are open.

**Note:** ① The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow greater than 2.0m/sec maintained.

### AC Characteristics ①

$T_A = 0^\circ\text{C to } +85^\circ\text{C}; V_{EE} = -4.5\text{V} \pm 5\%$

#### Read Mode

Parameter	Symbol	Limits			Unit	Test Conditions
		100470-10	100470-15			
Chip Select Access Time	$t_{ACS}$		6		8	ns
Chip Select Recovery Time	$t_{RCS}$		6		8	ns
Address Access Time	$t_{AA}$		10		15	ns

#### Write Mode

Parameter	Symbol	Limits			Unit	Test Conditions
		100470-10	100470-15			
Write Pulse Width	$t_w$	10		15		ns
Data Set-up Time	$t_{WSD}$	2		2		ns
Data Hold Time	$t_{WHD}$	2		2		ns
Address Set-up Time	$t_{WSA}$	3		3		ns
Address Hold Time	$t_{WHA}$	2		2		ns
Chip Select Set-up Time	$t_{WCS}$	2		2		ns
Chip Select Hold Time	$t_{WHCS}$	2		2		ns
Write Disable Time	$t_{WS}$		6		8	ns
Write Recovery Time	$t_{WR}$		10		10	ns

**Note:** ① The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow greater than 2.0m/sec maintained.

### AC Characteristics (Cont.) ①

$T_A = 0^\circ\text{C to } +85^\circ\text{C}; V_{EE} = -4.5\text{V} \pm 5\%$

#### Output Rise and Fall Times

Parameter	Symbol	Limits			Unit	Test Conditions
		100470-10	100470-15			
Rise Time	$t_R$		2		2	ns
Fall Time	$t_F$		2		2	ns

**Note:** ① The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow greater than 2.0m/sec maintained.

### Truth Table

Input			Output	Mode
CS	WE	$D_{IN}$		
H	X	X	L	Not Selected
L	L	L	L	Write 0
L	L	H	L	Write 1
L	H	X	$D_{OUT}$	Read

**Note:** X = Don't care.

Figure 1. Loading Conditions Test Circuit






Figure 2. Input Pulse Test Circuit



## Timing Waveforms





### Description

NEC's  $\mu$ PB100474 is a very high-speed ECL 100K interface random access memory. The  $\mu$ PB100474 is organized as 1K words by 4 bits with open emitter outputs (non-inverted). It is available in a hermetic DIP ( $\mu$ PB100474D), leadless chip carrier (LCC) ( $\mu$ PB100474K), or ceramic flatpack package ( $\mu$ PB100474B) version.


### Features

- 1K-word bx 4-bit organization
- ECL 100K interface
- Full voltage and temperature compensation
- Open emitter outputs (non-inverted)
- Fast access times
- Available in DIP, LCC, and flatpack versions

### Performance Ranges


Device	Packages	Access Time (Max)	Supply Current (Min)
$\mu$ PB100474-4.5	K	4.5 ns	-450 mA
$\mu$ PB100474-6	B/K	6 ns	-450 mA
$\mu$ PB100474-8	B/D	8 ns	-220 mA
$\mu$ PB100474-10	B/D	10 ns	-220 mA
$\mu$ PB100474-15	B/D	15 ns	-220 mA

### Block Diagram




### Pin Configurations

#### 24-Pin Ceramic DIP




#### 24-Pin Ceramic LCC





**Pin Configurations (cont)**

**24-Pin Ceramic Flatpack**



**Pin Identification**

**Ceramic DIP**

No.	Symbol	Function
1-3, 24	DI <sub>1</sub> -DI <sub>4</sub>	Data inputs
4, 5, 8, 9	DO <sub>1</sub> -DO <sub>4</sub>	Data outputs
6	V <sub>CC</sub>	Power supply (current switches and bias driver)
7	V <sub>CCA</sub>	Power supply (output devices)
10-15, 17, 19-21	A <sub>0</sub> -A <sub>9</sub>	Addresses
16	NC	No connection
18	V <sub>EE</sub>	Power supply
22	WE	Write enable
23	CS	Chip select

**Pin Identification (cont)**

**Ceramic LCC**

No.	Symbol	Function
1	V <sub>CC</sub>	Power supply (current switches and bias driver)
2	V <sub>CCA</sub>	Power supply (output devices)
3, 4, 23, 24	DO <sub>1</sub> -DO <sub>4</sub>	Data outputs
5-10, 12, 14-16	A <sub>0</sub> -A <sub>9</sub>	Addresses
11	NC	No connection
13	V <sub>EE</sub>	Power supply
17	WE	Write enable
18	CS	Chip select
19-22	DI <sub>1</sub> -DI <sub>4</sub>	Data inputs

**Ceramic Flatpack**

No.	Symbol	Function
1	WE	Write enable
2	CS	Chip select
3-6	DI <sub>1</sub> -DI <sub>4</sub>	Data inputs
7, 8, 11, 12	DO <sub>1</sub> -DO <sub>4</sub>	Data outputs
9	V <sub>CC</sub>	Power supply (current switches and bias driver)
10	V <sub>CCA</sub>	Power supply (output devices)
13-18, 20, 22-24	A <sub>0</sub> -A <sub>9</sub>	Addresses
19	NC	No connection
21	V <sub>EE</sub>	Power supply

**Absolute Maximum Ratings**

Supply voltage, V <sub>EE</sub> to V <sub>CC</sub>	+0.5 to -7.0 V
Input voltage, V <sub>IN</sub>	+0.5 V to V <sub>EE</sub>
Output current, I <sub>OUT</sub>	+0.1 to -30 mA
Storage temperature, T <sub>STG</sub>	-65 to +150 °C
Under bias, T <sub>STG</sub> (Bias)	-55 to +125 °C

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

$T_A = 0$  to  $+85^\circ\text{C}$ ;  $V_{EE} = -4.5$  V; Output load =  $50\ \Omega$  to  $-2$  V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output voltage high	$V_{OH}$	-1025		-880	mV	$V_{IN} = V_{IH}$ max or $V_{IL}$ min
Output voltage low	$V_{OL}$	-1810		-1620	mV	$V_{IN} = V_{IH}$ max or $V_{IL}$ min
Output threshold voltage high	$V_{OHC}$	-1035			mV	$V_{IN} = V_{IH}$ min or $V_{IL}$ max
Output threshold voltage low	$V_{OLC}$			-1610	mV	$V_{IN} = V_{IH}$ min or $V_{IL}$ max
Input voltage high	$V_{IH}$	-1165		-880	mV	Guaranteed input voltage high for all inputs
Input voltage low	$V_{IL}$	-1810		-1475	mV	Guaranteed input voltage low for all inputs
Input current high	$I_{IH}$			220	μA	$V_{IN} = V_{IH}$ max
Input current low	$I_{IL}$	0.5		170	μA	$\overline{CS}$ , $V_{IN} = V_{IL}$ min
				-50	μA	Others, $V_{IN} = V_{IL}$ min
Supply current	$I_{EE}$	-450		-360	mA	$t_{AA} = 4.5/6$ ns, all inputs and outputs open (Note 2)
				-220	-160	mA

### Note:

- The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/sec.
- For the μPB100474-4.5/6, take measures to reduce the thermal resistance and to keep the junction temperature less than 90°C. Forced air and appropriate fins on the substrate on which the package is mounted, or on the package itself, are recommended. The thermal resistance of the junction to the case (bottom side) of an LCC or flatpack package is less than 10°C/W.

## Truth Table

Input			Output	Mode
CS	WE	$D_{IN}$		
H	X	X	L	Not selected
L	L	L	L	Write 0
L	L	H	L	Write 1
L	H	X	$D_{OUT}$	Read

### Note:

X = Don't care.

## Capacitance

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{IN}$		4		pF	
Output capacitance	$C_{OUT}$		5		pF	

Figure 1. Loading Conditions Test Circuit





Figure 2. Input Pulse



**AC Characteristics**

$T_A = 0$  to  $+85^\circ\text{C}$ ;  $V_{EE} = -4.5\text{ V} \pm 5\%$ ; Output load =  $50\ \Omega$  to  $-2\text{ V}$


Parameter	Symbol	Limits															Unit
		μPB100474-4.5			μPB100474-6			μPB100474-8			μPB100474-10			μPB100474-15			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>Read Mode</b>																	
Chip select access time	$t_{ACS}$			4			4			5			6			8	ns
Chip select recovery time	$t_{RCS}$			4			4			5			6			8	ns
Address access time	$t_{AA}$			4.5			6			8			10			15	ns
<b>Write Mode</b>																	
Write pulse width	$t_W$	4.5			6			6			10			15			ns
Data setup time	$t_{WSD}$	1			1			1			2			2			ns
Data hold time	$t_{WHD}$	1			1			1			2			2			ns
Address setup time	$t_{WSA}$	1			1			1			3			3			ns
Address hold time	$t_{WHA}$	2			2			2			2			2			ns
Chip select setup time	$t_{WSCS}$	1			1			1			2			2			ns
Chip select hold time	$t_{WHCS}$	1			1			1			2			2			ns
Write disable time	$t_{WS}$			4			4			5			6			8	ns
Write recovery time	$t_{WR}$			4.5			6			8			10			10	ns
<b>Rise and Fall Times</b>																	
Output rise time	$t_R$			2			2			2			2			2	ns
Output fall time	$t_F$			2			2			2			2			2	ns

**Note:**

- (1) The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/sec.
- (2) For the μPB100474-4.5/6, take measures to reduce the thermal resistance and to keep the junction temperature and to keep the junction temperature less than 90°C. Forced air and appropriate fins on the substrate on which the package is mounted, or on the package itself, are recommended. The thermal resistance of the junction to the case (bottom side) of an LCC or flatpack package is less than 10°C/W.
- (3) See figures 1 and 2 for loading conditions and input pulse timing. For the μPB100474-4.5/6,  $C_L = 5\text{ pF}$ . For the μPB100474-8/10/15,  $C_L = 30\text{ pF}$ .


**Timing Waveforms**

**Read Mode**



83-003567A

**Write Mode**



83-003568A



## Section 9 — UV and OTP EPROMs

		Page
$\mu$ PD2764	8,192 x 8-Bit NMOS UV/OTP EPROM .....	9-1
$\mu$ PD27128	16,384 x 8-Bit NMOS UV/OTP EPROM .....	9-5
$\mu$ PD27256	32,768 x 8-Bit NMOS UV EPROM .....	9-9
$\mu$ PD27C64	8,192 x 8-Bit CMOS UV/OTP EPROM .....	9-13
$\mu$ PD27C256	32,768 x 8-Bit CMOS UV/OTP EPROM .....	9-19
$\mu$ PD27C256A	32,768 x 8-Bit CMOS UV/OTP EPROM .....	9-23
$\mu$ PD27C512	65,536 x 8-Bit CMOS UV EPROM .....	9-29
$\mu$ PD27C1024	65,536 x 16-Bit CMOS UV EPROM .....	9-35

### Description

The μPD2764 is a 65,536-bit (8,192 × 8-bit) electrically programmable read-only memory (EPROM). It operates from a single +5V supply making it ideal for microprocessor applications. It features an output enable control and offers a standby mode with reduction in power consumption.

A distinctive feature of the μPD2764 is a separate output enable control (OE) in addition to the chip enable control (CE). The OE control eliminates bus contention in multiple-bus microprocessor systems. The μPD2764 features conventional, simple one-pulse programming controlled by TTL-level signals as well as a high-speed programming mode. Total programming time for all 65,536 bits is 420 seconds for conventional mode, and typically 60 to 120 seconds for the high-speed mode.

The μPD2764 is available in a cerdip package with a quartz window as an ultraviolet (UV), erasable EPROM, or in a plastic package as a one-time-programmable (OTP), non-erasable EPROM.


### Features

- Ultraviolet erasable and electrically programmable
- Access time—200ns max
- Low power dissipation: 80mA max (active)  
25mA max (standby)
- High-speed programming mode (typical program time 60s to 120s)
- Programmable with single pulse (total program time 420s)
- Industry standard pinout (JEDEC approved)
- 4 performance ranges


Device	Max Access Time	Max V <sub>CC</sub> Supply Current	
		Active	Standby
μPD2764-2	200ns	80mA	25mA
μPD2764-3	250ns	80mA	25mA
μPD2764-3-3	300ns	80mA	25mA
μPD2764-4	450ns	80mA	25mA

Note: ① Available as either UV or OTP.

### Block Diagram



### Pin Configuration



### Pin Identification

A <sub>0</sub> –A <sub>12</sub>	Addresses
OE	Output Enable
O <sub>0</sub> –O <sub>7</sub>	Data Outputs
CE	Chip Enable
PGM	Program
NC	No Connect

### Mode Selection

Mode	Pins	CE (20)	OE (22)	PGM (27)	V <sub>PP</sub> (1)	V <sub>CC</sub> (28)	Outputs (11–13, 15–19)
Read		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>CC</sub>	V <sub>CC</sub>	DOUT
Standby		V <sub>IH</sub>	X	X	V <sub>CC</sub>	V <sub>CC</sub>	High Z
Program		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>PP</sub>	V <sub>CC</sub>	DIN
Program Verify		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PP</sub>	V <sub>CC</sub>	DOUT
Program Inhibit		V <sub>IH</sub>	X	X	V <sub>PP</sub>	V <sub>CC</sub>	High Z

Note: X can be either V<sub>IL</sub> or V<sub>IH</sub>.

### Absolute Maximum Ratings\*

Operating Temperature	–10°C to +80°C
Storage Temperature	–65°C to +125°C
Output Voltage	–0.6V to +6.5V
Input Voltage	–0.6V to +6.5V
Supply Voltage V <sub>CC</sub>	–0.6V to +6.5V
Supply Voltage V <sub>PP</sub>	–0.6V to +22V

\* COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC Characteristics

#### Read Mode and Standby Mode

$T_A = 0^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5V \pm 5\%; V_{PP} = V_{CC}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output High Voltage	$V_{OH}$	2.4			V	$I_{OH} = -400\mu\text{A}$
Output Low Voltage	$V_{OL}$		0.45		V	$I_{OL} = 2.1\text{mA}$
Input High Voltage	$V_{IH}$	2.0		$V_{CC} + 1$	V	
Input Low Voltage	$V_{IL}$	-0.1		0.8	V	
Output Leakage Current	$I_{LO}$		10		$\mu\text{A}$	$V_{OUT} = 5.25V$
Input Leakage Current	$I_{LI}$		10		$\mu\text{A}$	$V_{IH} = 5.25V$
$V_{CC}$ Standby Current	$I_{CC1}$		25		mA	$\overline{CE} = V_{IH}$
Current Active	$I_{CC2}$		80		mA	$\overline{OE} = \overline{CE} = V_{IL}$
$V_{PP}$ Current	$I_{PP1}$		15		mA	$V_{PP} = 5.25V$

Note:  $V_{PP}$  may be connected directly to  $V_{CC}$  except during programming.

### Program, Program Verify, and Program Inhibit Modes

$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}; V_{CC}^* = +5V \pm 5\%; V_{PP} = +21V \pm 0.5V$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input High Voltage	$V_{IH}$	2.0		$V_{CC} + 1$	V	
Input Low Voltage	$V_{IL}$	-0.1		0.8	V	
Input Leakage Current	$I_{LI}$		10		$\mu\text{A}$	$V_{IH} = V_{IL} \text{ or } V_{OH}$
Output High Voltage	$V_{OH}$	2.4			V	$I_{OH} = -400\mu\text{A}$
Output Low Voltage	$V_{OL}$		0.45		V	$I_{OL} = 2.1\text{mA}$
$V_{CC}$ Current	$I_{CC2}$		100		mA	
$V_{PP}$ Current	$I_{PP}$		30		mA	$\overline{CE} = \text{PGM} = V_{IL}$

\* $V_{CC} = 6V \pm 5\%$  for high-speed programming.

### AC Characteristics

#### Read Mode and Standby Mode

$T_A = 0^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5V \pm 5\%$

Parameter	Symbol	Limits								Unit	Test Conditions	
		2764-2		2764-3		2764-3		2764-4				
Address to Output Delay	$t_{ACC}$		200		250		300		450	ns	$\overline{CE} = \overline{OE} = V_{IL}$	
$\overline{CE}$ to Output Delay	$t_{CE}$		200		250		300		450	ns	$\overline{OE} = V_{IL}$	
$\overline{OE}/V_{PP}$ to Data Output Delay	$t_{OE}$		70		100		120		120	ns	$\overline{CE} = V_{IL}$	
$\overline{OE}/V_{PP}$ to Data Output Float Delay	$t_{OF}$		0	60	0	85	0	105	0	105	ns	$\overline{CE} = V_{IL}$
Address to Output Hold Time	$t_{OH}$		0		0		0		0	ns	$\overline{CE} = \overline{OE} = V_{IL}$	

Note: ① Available as either UV or OTP.

**Test Conditions—**  
 Output Load: 1TTL gate and  $C_L = 100\text{pF}$   
 Input Rise and Fall Times: 20ns  
 Input Pulse Levels: 0.8V to 2.2V  
 Timing Measurement Reference Levels:  
 Inputs: 1.0V and 2.0V  
 Outputs: 0.8V and 2.0V

### Program, Program Verify, and Program Inhibit Modes

$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}; V_{CC}^* = +5V \pm 5\%; V_{PP} = +21V \pm 0.5V$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Address Setup Time	$t_{AS}$	2			$\mu\text{s}$	
$\overline{OE}$ Setup Time	$t_{OES}$	2			$\mu\text{s}$	
Data Setup Time	$t_{DS}$	2			$\mu\text{s}$	Input Pulse Levels = 0.8V to 2.2V
Address Hold Time	$t_{AH}$	0			$\mu\text{s}$	Input Timing Reference Level = 1.0V and 2.0V
$\overline{CE}$ Setup Time	$t_{CES}$	2			$\mu\text{s}$	Output Timing Reference Level = 0.8V and 2V
Data Hold Time	$t_{DH}$	2			$\mu\text{s}$	Input Rise and Fall Times: 20ns
Chip Enable to Output Float Delay	$t_{PF}$	0		130	ns	
Data Valid from $\overline{OE}$	$t_{OE}$			150	ns	
Program Pulse Width*	$t_{PW}$	45	50	55	ms	
$V_{PP}$ Setup Time	$t_{VS}$	2			$\mu\text{s}$	

\* $V_{CC} = 6V \pm 5\%$  and  $t_{PW} = 1\text{ms} \pm 5\%$  for high-speed programming.

### Capacitance

$T_A = 25^\circ\text{C}; f = 1\text{MHz}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Capacitance	$C_{IN}$		4	8	pF	$V_{IN} = 0V$
Output Capacitance	$C_{OUT}$		8	14	pF	$V_{OUT} = 0V$

### Function

The μPD2764 operates from a single +5V power supply making it ideal for microprocessor applications.

The μPD2764 features a standby mode which reduces the power dissipation.

### Operation

The five operation modes of the μPD2764 are listed in Table 1. In the read mode the only power supply required is a +5V supply. During programming all inputs are TTL levels except for  $V_{PP}$  which rises from  $V_{CC}$  level to 21V.

### Read Mode

When  $\overline{CE}$  and  $\overline{OE}$  are at a low (0) level, Read is set and data is available at the outputs after  $t_{OE}$  from the falling edge of  $\overline{OE}$  and  $t_{ACC}$  after setting the address.

### Standby Mode

The μPD2764 is placed in a standby mode with the application of a high (1) level TTL signal to the  $\overline{CE}$  input. In this mode the outputs are in a high impedance state, independent of the  $\overline{OE}$  input. The active power dissipation is also reduced.

### Programming Modes

The μPD2764 can be programmed in two ways: (1) conventional programming mode, and (2) high-speed programming mode. In the conventional mode, basically a 50ms PGM pulse is applied to each bit location. The high-speed programming mode is similar to the Intelligent Programming Algorithm™, in which up to fifteen 1ms PGM pulses are applied to each bit location, followed by an additional 4ms PGM pulse for each number of 1ms pulse applied before. The high-speed programming mode reduces the programming time to 60s to 120s typical.

™: Intelligent Programming Algorithm is a registered trademark of Intel Corporation.

## Conventional Programming Mode

Programming begins with erasing all data and consequently having all bits in the high (1) level state. Data is then entered by programming a low (0) level TTL signal into the chosen bit location.

The μPD2764 is placed in the programming mode by applying a low (0) level TTL signal to the  $\overline{CE}$  and  $\overline{PGM}$  inputs with  $V_{PP}$  at +21V. The data to be programmed is applied to the output pins in 8-bit parallel form at TTL levels.

Any location can be programmed at any time, either individually, sequentially, or at random.

When multiple μPD2764s are connected in parallel except for  $\overline{CE}$ , individual μPD2764s can be programmed by applying a low (0) level TTL pulse to the  $\overline{PGM}$  input of the desired μPD2764 to be programmed.

Programming of multiple μPD2764s in parallel with the same data is easily accomplished. All the like inputs are tied together and programmed by applying a low (0) level TTL pulse to the  $\overline{PGM}$  inputs.

## High-speed Programming Mode

In this mode, programming begins by addressing the first location, and applying valid data to the eight output pins (a low level TTL signal, 0, into the chosen bit location).

$V_{CC}$  is then raised to  $6V \pm 0.25V$  followed by  $V_{PP}$  raised to  $21V \pm 0.5V$ . A  $\overline{PGM}$  pulse of  $1ms \pm 5\%$  is then applied in the same manner as described in the program mode timing diagram. The bit is then verified and a program/no program decision is made. If the bit is not programmed, another 1ms  $\overline{PGM}$  pulse is applied, to a maximum of fifteen times. If the bit gets programmed within fifteen efforts, another pulse of 4ms for each effort is applied and the next address is applied. If the bit does not get programmed in fifteen 1ms efforts, another  $\overline{PGM}$  pulse of 60ms is applied and the bit verified. If the bit is not programmed at this stage, the device would be rejected as a program failure. If the bit is programmed, the next address is applied until all addresses are complete.

At this stage,  $V_{CC}$  and  $V_{PP}$  pins are lowered to  $5V \pm 5\%$  and all bytes are then verified again for programming.

## Program Verify Mode

A verify should be performed on the programmed bits to determine that the data was correctly programmed. The program verify can be performed with  $\overline{CE}$  and  $\overline{OE}$  at low (0) levels and  $\overline{PGM}$  at a high (1) level.

## Programming Inhibit Mode

Programming multiple μPD2764s in parallel with different data is easier with the program inhibit mode. Except for  $\overline{CE}$  (or  $\overline{PGM}$ ) all like inputs (including  $\overline{OE}$ ) of the parallel μPD2764s may be common. Programming is accomplished by applying a low (0) TTL-level program pulse to the  $\overline{CE}$  and  $\overline{PGM}$  inputs with  $V_{PP}$  at +21V. A high (1) level applied to the  $\overline{CE}$  (or  $\overline{PGM}$ ) of the other μPD2764 will inhibit it from being programmed.

## Output Disable

The data outputs of two or more μPD2764s may be wire-ORed together to the same data bus. In order to prevent bus contention problems between devices, all but the selected μPD2764s should be disabled by raising the  $\overline{CE}$  input to a TTL high.  $\overline{OE}$  input should be made common to all devices and connected to the read line from the system control bus. These connections offer the lowest average power consumption.


## Erasure Mode

Erasure of the μPD2764 programmed data can be attained when exposed to light with wavelengths shorter than approximately 4,000 Angstroms (Å). It should be noted that constant exposure to direct sunlight or room level fluorescent lighting could erase the μPD2764. Consequently, if the μPD2764 is to be exposed to these types of lighting conditions for long periods of time, its window should be masked to prevent unintentional erasure. Opaque labels are supplied with every device.

The recommended erasure procedure for the μPD2764 is exposure to ultraviolet light with wavelengths of 2,537 Angstroms (Å). The integrated dose (i.e., UV intensity  $\times$  exposure time) for erasure should be not less than  $15W\text{-sec/cm}^2$ . The erasure time is approximately 15 to 20 minutes using an ultraviolet lamp of  $12,000\mu\text{W/cm}^2$  power rating.

During erasure, the μPD2764 should be placed within 1 inch of the lamp tubes. If the lamps have filters on the tubes, the filters should be removed before erasure.

## Timing Waveforms







### Description

The μPD27128 is a 131,072-bit (16,384 × 8) electrically programmable read-only memory (EPROM). It operates from a single +5V supply making it ideal for microprocessor applications. It features an output enable control and offers a standby mode with reduction in power consumption.

A distinctive feature of the μPD27128 is a separate output enable control ( $\overline{OE}$ ) in addition to the chip enable control ( $\overline{CE}$ ). The  $\overline{OE}$  control eliminates bus contention in multiple-bus microprocessor systems. The μPD27128 features conventional, simple one-pulse programming controlled by TTL-level signals as well as a high-speed programming mode. Total programming time for all 131,072 bits is 820 seconds for the conventional mode, and typically 120 seconds for the high-speed mode.

The μPD27128 is available in a cerdip package as an ultraviolet (UV), erasable EPROM, or in a plastic package as a one-time-programmable (OTP), non-erasable EPROM.


### Features

- Ultraviolet erasable and electrically programmable
- Access time—200ns max
- Low power dissipation: 100mA max active current  
25mA max standby current
- High-speed programming mode  
(typical program time 120s)
- Programmable with single pulse  
(total program time 820s)
- Industry standard pinout (JEDEC approved)
- 4 performance ranges


Device	Max Access Time	Max Vcc Supply Current	
		Active	Standby
μPD27128-2	200ns	100mA	25mA
μPD27128Ⓞ	250ns	100mA	25mA
μPD27128-3Ⓞ	300ns	100mA	25mA
μPD27128-4Ⓞ	450ns	100mA	25mA

Note: Ⓞ Available as either UV or OTP.

### Block Diagram



### Pin Configuration



### Pin Identification

Pin	Function
A0-A13	Addresses
$\overline{OE}$	Output Enable
O0-O7	Data Outputs
$\overline{CE}$	Chip Enable
PGM	Program

### Mode Selection

Mode	CE (20)	OE (22)	PGM (27)	Vpp (1)	Vcc (28)	Outputs (11-13, 15-19)
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>CC</sub>	V <sub>CC</sub>	D <sub>OUT</sub>
Standby	V <sub>IH</sub>	X	X	V <sub>CC</sub>	V <sub>CC</sub>	High Z
Program	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>PP</sub>	V <sub>CC</sub>	D <sub>IN</sub>
Program Verify	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PP</sub>	V <sub>CC</sub>	D <sub>OUT</sub>
Program Inhibit	V <sub>IH</sub>	X	X	V <sub>PP</sub>	V <sub>CC</sub>	High Z
High Speed Programming	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>PP</sub>	V <sub>CC</sub>	D <sub>IN</sub>

Note: X can be either V<sub>IL</sub> or V<sub>IH</sub>.

### Absolute Maximum Ratings\*

Operating Temperature	-10°C to +80°C
Storage Temperature	-65°C to +125°C
Output Voltage	-0.6V to 7.0V
Input Voltage	-0.6V to 7.0V
Supply Voltage V <sub>CC</sub>	-0.6V to 7.0V
Supply Voltage V <sub>PP</sub>	-0.6V to +22V

\* COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Capacitance

T<sub>A</sub> = 25°C; f = 1MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Capacitance	C <sub>IN</sub>		4	8	pF	V <sub>IN</sub> = 0V
Output Capacitance	C <sub>OUT</sub>		8	14	pF	V <sub>OUT</sub> = 0V

**DC Characteristics**

**Read Mode and Standby Mode**

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = +5V ± 5%; V<sub>PP</sub> = V<sub>CC</sub>

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -400μA
Output Low Voltage	V <sub>OL</sub>		0.45		V	I <sub>OL</sub> = 2.1mA
Input High Voltage	V <sub>IH</sub>	2.0		V <sub>CC</sub> + 1	V	
Input Low Voltage	V <sub>IL</sub>	-0.1		0.8	V	
Output Leakage Current	I <sub>LO</sub>		10		μA	V <sub>OUT</sub> = 5.25V
Input Leakage Current	I <sub>LI</sub>		10		μA	V <sub>IN</sub> = 5.25V
V <sub>CC</sub> Current	Standby	I <sub>CC1</sub>		25	mA	$\overline{CE} = V_{IH}$
	Active	I <sub>CC2</sub>	60	100	mA	$\overline{OE} = \overline{CE} = V_{IL}$
V <sub>PP</sub> Current	I <sub>PP1</sub>		15		mA	V <sub>PP</sub> = 5.25V

**Program, Program Verify, and Program Inhibit Modes**

T<sub>A</sub> = 25°C ± 5°C; V<sub>CC</sub> ⊕ = +5V ± 5%; V<sub>PP</sub> = +21V ± 0.5V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input High Voltage	V <sub>IH</sub>	2.0		V <sub>CC</sub> + 1	V	
Input Low Voltage	V <sub>IL</sub>	-0.1		0.8	V	
Input Leakage Current	I <sub>LI</sub>		10		μA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>
Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -400μA
Output Low Voltage	V <sub>OL</sub>		0.45		V	I <sub>OL</sub> = 2.1mA
V <sub>CC</sub> Current	Program Inhibit	I <sub>CC1</sub>		25	mA	$\overline{CE} = V_{IH}$
	Program Verify	I <sub>CC2</sub>		100	mA	
V <sub>PP</sub> Current	Program	I <sub>PP2</sub>		30	mA	$\overline{CE} = \overline{PGM} = V_{IL}$
	Program Verify	I <sub>PP3</sub>		15	mA	$\overline{CE} = V_{IL}$ $\overline{PGM} = V_{IH}$
Program Inhibit	I <sub>PP4</sub>		15		mA	$\overline{CE} = V_{IH}$

Note: ⊕ V<sub>CC</sub> = 6V ± 0.25V for high-speed programming.

**AC Characteristics**

**Read Mode and Standby Mode**

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = +5V ± 5%; V<sub>PP</sub> = V<sub>CC</sub>

Parameter	Symbol	Limits								Test Conditions	
		27128-2		27128 ⊕		27128-3 ⊕		27128-4 ⊕			
		Min	Max	Min	Max	Min	Max	Min	Max	Unit	
Address to Output Delay	t <sub>ACC</sub>	200	250			300	450			ns	$\overline{CE} = \overline{OE} = V_{IL}$
$\overline{CE}$ to Output Delay	t <sub>CE</sub>	200	250			300	450			ns	$\overline{OE} = V_{IL}$
Output Enable to Output Delay	t <sub>OE</sub>	75	100			120	150			ns	$\overline{CE} = V_{IL}$
Output Enable High to Output Delay	t <sub>DF</sub>	0	60	0	85	0	105	0	130	ns	$\overline{CE} = V_{IL}$
Address to Output Hold Time	t <sub>OH</sub>	0	0	0	0	0	0			ns	$\overline{CE} = \overline{OE} = V_{IL}$

Note: ⊕ Available as either UV or OTP.

**Test Conditions—**

Output Load: See Fig. 1.

Input Rise and Fall Times: 20ns

Input Pulse Levels: 0.45V to 2.4V

Timing Measurement Reference Levels:

Inputs: 0.8V and 2.0V

Outputs: 0.8V and 2.0V

**AC Characteristics (Cont.)**

**Program, Program Verify, and Program Inhibit Modes**

T<sub>A</sub> = 25°C ± 5°C; V<sub>CC</sub> = +5V ± 5%; V<sub>PP</sub> = +21V ± 0.5V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Address Setup Time	t <sub>AS</sub>	2			μs	Input Pulse Levels = 0.45V to 2.4V
$\overline{OE}$ Setup Time	t <sub>OS</sub>	2			μs	Input Timing Reference Level = 0.8V and 2.0V
Data Setup Time	t <sub>DS</sub>	2			μs	Output Timing Reference Level = 0.8V and 2V
Address Hold Time	t <sub>AH</sub>	0			μs	Input Rise and Fall Times: 20ns
$\overline{CE}$ Setup Time	t <sub>CS</sub>	2			μs	
Data Hold Time	t <sub>DH</sub>	2			μs	
Chip Enable to Output Float Delay	t <sub>DF</sub>	0		130	ns	
Data Valid from $\overline{OE}$	t <sub>OE</sub>			150	ns	
Program Pulse Width ⊕	t <sub>PW</sub>	45	50	55	ms	
V <sub>PP</sub> Setup Time	t <sub>VS</sub>	2			μs	

Note: ⊕ V<sub>CC</sub> = 6V ± 0.25V and t<sub>PW</sub> = 1 ms ± 5% for high-speed programming.

**Test Conditions—**


Input Pulse Levels = 0.45V to 2.4V

Input Timing Reference Level = 0.8V and 2.0V

Output Timing Reference Level = 0.8V and 2V

Input Rise and Fall Times: 20ns

Figure 1. Loading Conditions Test Circuit



**Function**

The μPD27128 operates from a single +5V power supply making it ideal for microprocessor applications.

The μPD27128 features a standby mode which reduces the power dissipation.

**Operation**

The six operation modes of the μPD27128 are listed in Table 1. In the read mode the only power supply required is a +5V supply. During programming all inputs are TTL levels except for V<sub>PP</sub> which rises from V<sub>CC</sub> level to 21V.

**Read Mode**

When  $\overline{CE}$  and  $\overline{OE}$  are at a low (0) level, Read is set and data is available at the outputs after t<sub>OE</sub> from the falling edge of  $\overline{OE}$  and t<sub>ACC</sub> after setting the address.

**Standby Mode**

The μPD27128 is placed in a standby mode with the application of a high (1) level TTL signal to the  $\overline{CE}$  input. In this mode the outputs are in a high impedance state, independent of the  $\overline{OE}$  input. The active power dissipation is also reduced.

**Programming Modes**

The μPD27128 can be programmed in two ways: (1) conventional programming mode, and (2) high-speed programming mode. In the conventional mode, basically a 50ms PGM pulse is applied to each bit location. The high-speed

programming mode is similar to the Intelligent Programming Algorithm™, in which up to fifteen 1ms PGM pulses are applied to each bit location, followed by an additional 4ms PGM pulse for each number of 1ms pulses applied before. The high-speed programming mode reduces the programming time to 120s typical.

### Conventional Programming Mode

Programming begins with erasing all data and consequently having all bits in the high (1) level state. Data is then entered by programming a low (0) level TTL signal into the chosen bit location.

The μPD27128 is placed in the programming mode by applying a low (0) level TTL signal to the  $\overline{CE}$  and  $\overline{PGM}$  with  $V_{PP}$  at +21V. The data to be programmed is applied to the output pins in 8-bit parallel form at TTL levels.

Any location can be programmed at any time, either individually, sequentially, or at random.

When multiple μPD27128s are connected in parallel except for  $\overline{CE}$ , individual μPD27128s can be programmed by applying a low (0) level TTL pulse to the  $\overline{PGM}$  input of the desired μPD27128 to be programmed.

Programming of multiple μPD27128s in parallel with the same data is easily accomplished. All the like inputs are tied together and programmed by applying a low (0) level TTL pulse to the  $\overline{PGM}$  inputs.

### High-speed Programming Mode

In this mode, programming begins by addressing the first location, and valid data appearing at the eight output pins (a low level TTL signal, 0, into the chosen bit location).

$V_{CC}$  is then raised to  $6V \pm 0.25V$  followed by  $V_{PP}$  raised to  $21V \pm 0.5V$ . A PGM pulse of  $1ms \pm 5\%$  is then applied in the same manner as described in the program mode timing diagram. The bit is then verified and a program/no program decision is made. If the bit is not programmed, another 1ms PGM pulse is applied, to a maximum of fifteen times. If the bit gets programmed within fifteen efforts, another pulse of 4ms for each effort is applied and the next address is applied. If the bit does not get programmed in fifteen efforts, another PGM pulse of 60ms is applied and the bit verified. If the bit is not programmed at this stage, the device would be rejected as a program failure. If the bit is programmed, the next address is applied until all addresses are complete.

At this stage,  $V_{CC}$  and  $V_{PP}$  pins are lowered to  $5V \pm 5\%$  and all bytes are then verified again for programming. This algorithm is compatible with that of the μPD2764.

### Program Verify Mode

A verify should be performed on the programmed bits to determine that the data was correctly programmed. The program verify can be performed with  $\overline{CE}$  and  $\overline{OE}$  at low (0) levels and  $\overline{PGM}$  at a high (1) level.

### Programming Inhibit Mode

Programming multiple μPD27128s in parallel with different data is easier with the program inhibit mode. Except for  $\overline{CE}$  (or  $\overline{PGM}$ ), all like inputs (including  $\overline{OE}$ ) of the parallel μPD27128s may be common. Programming is accomplished by applying a low (0) TTL-level program pulse to the  $\overline{CE}$  (or  $\overline{PGM}$ ) input with  $V_{PP}$  at +21V. A high (1) level applied to

the  $\overline{CE}$  (or  $\overline{PGM}$ ) of the other μPD27128s will inhibit it from being programmed.

### Output Disable

The data outputs of two or more μPD27128s may be wire-ORed together to the same data bus. In order to prevent bus contention problems between devices, all but the selected μPD27128 should be disabled by raising the  $\overline{CE}$  input to a TTL high.  $\overline{OE}$  input should be made common to all devices and connected to the read line from the system control bus. These connections offer the lowest average power consumption.


### Erasure Mode

Erasure of the μPD27128 programmed data can be attained when exposed to light with wavelengths shorter than approximately 4,000 Angstroms (Å). It should be noted that constant exposure to direct sunlight or room level fluorescent lighting could erase the μPD27128. Consequently, if the μPD27128 is to be exposed to these types of lighting conditions for long periods of time, its window should be masked to prevent unintentional erasure. Opaque labels are supplied with every device.

The recommended erasure procedure for the μPD27128 is exposure to ultraviolet light with wavelengths of 2,537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be not less than 15W-sec/cm<sup>2</sup>. The erasure time is approximately 15 to 20 minutes using an ultraviolet lamp of 12,000μW/cm<sup>2</sup> power rating.

During erasure, the μPD27128 should be placed within 1 inch of the lamp tubes. If the lamps have filters on the tubes, the filters should be removed before erasure.

### Timing Waveforms





#### Description

The μPD27256 is a 262,144-bit electrically programmable read-only memory utilizing NMOS double-polysilicon technology. The device is organized as 32K words by 8 bits and operates from a single +5V ± 5% power supply. All inputs and outputs are TTL-compatible. The μPD27256 has single location programming, three-state outputs and is pin-compatible with the 27C256 EPROM. It is available as a 28-pin DIP.


The μPD27256 is available in a cerdip package with a quartz window as an ultraviolet (UV), erasable EPROM.

#### Features


- 32K by 8 organization
- Ultraviolet erasable and electrically programmable
- Access time — 200ns max
- Single location programming
- High-speed programming mode
- Low power dissipation: 100mA max (active)  
25mA max (standby)
- Input/output TTL-compatible for reading and programming
- Single +5V ± 5% power supply
- Three-state outputs
- Pin-compatible with μPD27C256 EPROM
- NMOS double-polysilicon technology
- 28-pin DIP
- 3 performance ranges:

Device	Access Time	Power Supply	
		Active	Standby
μPD27256	250ns	100mA	25mA
μPD27256-3	300ns	100mA	25mA

#### Block Diagram



#### Pin Configuration



#### Pin Identification

Pin		Description
No.	Symbol	
1	V <sub>PP</sub>	Program Voltage
2-10, 21, 23-27	A <sub>0</sub> -A <sub>14</sub>	Address Inputs
11-13, 15-19	O <sub>0</sub> -O <sub>7</sub>	Data Outputs
14	GND	Ground
20	CE	Chip Enable
22	OE	Output Enable
28	V <sub>CC</sub>	+5V ± 5% Power Supply

#### Mode Selection

Mode	Pins	CE (20)	OE (22)	V <sub>PP</sub> (1)	V <sub>CC</sub> (28)	Outputs (11-13, 15-19)
Read		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>CC</sub>	V <sub>CC</sub>	D <sub>OUT</sub>
Standby		V <sub>IH</sub>	X	V <sub>CC</sub>	V <sub>CC</sub>	High-Z
Program		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PP</sub>	V <sub>CC</sub>	D <sub>IN</sub>
Program Verify		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>PP</sub>	V <sub>CC</sub>	D <sub>OUT</sub>
Program Inhibit		V <sub>IH</sub>	X	V <sub>PP</sub>	V <sub>CC</sub>	High-Z

Note: X can be either V<sub>IL</sub> or V<sub>IH</sub>.

**Absolute Maximum Ratings\***

Operating Temperature, T <sub>OPR</sub>	-10°C to +80°C
Storage Temperature, T <sub>STG</sub>	-65°C to +125°C
Output Voltage, V <sub>OH</sub>	-0.6V to V <sub>CC</sub> + 6.5V
Input Voltage, V <sub>IH</sub>	-0.6V to V <sub>CC</sub> + 6.5V
Supply Voltage, V <sub>CC</sub>	-0.6V to +7V
Supply Voltage, V <sub>PP</sub>	-0.6V to +22V

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance ①**

T<sub>A</sub> = 25°C; f = 1MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Capacitance	C <sub>IN</sub>	4	8		pF	V <sub>IN</sub> = 0V
Output Capacitance	C <sub>OUT</sub>	8	14		pF	V <sub>OUT</sub> = 0V

Note: ① This parameter is sampled periodically.

**DC Characteristics**

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = +5V ± 5%; V<sub>PP</sub> = V<sub>CC</sub>

**Read and Standby Modes**

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -400μA
Output Low Voltage	V <sub>OL</sub>			0.45	V	I <sub>OL</sub> = 2.1mA
Input High Voltage	V <sub>IH</sub>	2.0		V <sub>CC</sub> + 1	V	
Input Low Voltage	V <sub>IL</sub>	-0.1		0.8	V	
Output Leakage Current	I <sub>LO</sub>		10		μA	OE = V <sub>IH</sub> ; V <sub>OUT</sub> = 0 to V <sub>CC</sub>
Input Leakage Current	I <sub>LI</sub>		10		μA	V <sub>IN</sub> = 0 to V <sub>CC</sub>
V <sub>CC</sub> Current	I <sub>CC1</sub>		25		mA	CE = V <sub>IH</sub> (standby)
	I <sub>CC2</sub>		100		mA	CE = V <sub>IL</sub> (active)
V <sub>PP</sub> Current	I <sub>PP1</sub>		15		mA	V <sub>PP</sub> = 5.25V

T<sub>A</sub> = 25°C ± 5°C; V<sub>CC</sub> = 6V ± 0.25V; V<sub>PP</sub> = +21V ± 0.5V

**Program, Program Verify, and Program Inhibit Modes**

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input High Voltage	V <sub>IH</sub>	2.0		V <sub>CC</sub> + 1	V	
Input Low Voltage	V <sub>IL</sub>	-0.1		0.8	V	
Input Leakage Current	I <sub>LI</sub>		10		μA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>
Output High Voltage	V <sub>OH</sub>	2.4			V	V <sub>OH</sub> = -400μA
Output Low Voltage	V <sub>OL</sub>			0.45	V	I <sub>OL</sub> = 2.1mA
V <sub>CC</sub> Current	I <sub>CC2</sub>		100		mA	
V <sub>PP</sub> Current	I <sub>PP2</sub>		30		mA	CE = V <sub>IL</sub> ; OE = V <sub>IH</sub>

**AC Characteristics**

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = +5V ± 5%; V<sub>PP</sub> = V<sub>CC</sub>

**Read and Standby Modes**

Parameter	Symbol	Limits				Unit	Test Conditions ①
		27256		27256-3			
		Min	Max	Min	Max		
Address to Output Delay	t <sub>ACC</sub>		250		300	ns	CE = OE = V <sub>IL</sub>
CE to Output Delay	t <sub>CE</sub>		250		300	ns	CE = V <sub>IL</sub>
Output Enable to Output Delay	t <sub>OE</sub>		100		120	ns	CE = V <sub>IL</sub>
Output Enable High to Output Float	t <sub>DF</sub>	0	85		105	ns	CE = V <sub>IL</sub>
Address to Output Hold	t <sub>OH</sub>	0		0		ns	CE = V <sub>IL</sub>

Notes: ① Output load: see Figure 1.  
Input rise and fall times: 20ns.  
Input pulse levels: 0.45V to 2.4V.  
Input and output timing measurement reference levels: 0.8V and 2.0V.


T<sub>A</sub> = 25°C ± 5°C; V<sub>CC</sub> = +6V ± 0.25V; V<sub>PP</sub> = 21V ± 0.5V

**Program, Program Verify, and Program Inhibit Modes ① ②**

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Address Set-up Time	t <sub>AS</sub>	2			μs	
Data Set-up Time	t <sub>DS</sub>	2			μs	
Data Hold Time	t <sub>DH</sub>	2			μs	
Address Hold Time	t <sub>AH</sub>	2			μs	
Chip Enable to Output Float Delay	t <sub>DF</sub>			130	ns	
V <sub>CC</sub> = Set-up Time	t <sub>VS</sub>	2			μs	Input pulse levels = 0.45V to 2.4V Input and output timing reference levels = 0.8V and 2.0V
Program Pulse Width	t <sub>PW</sub>	0.95	1	1.05	ms	
CE Set-up Time	t <sub>CES</sub>	2			μs	
OE Set-up Time	t <sub>OES</sub>	2			μs	
OE Hold Time ③	t <sub>OEH</sub>	2			μs	Input rise and fall times = 20ns
OE Recovery Time ③	t <sub>OR</sub>	2			μs	
CE to Output Valid ③	t <sub>OV</sub>			1	μs	

Notes: ① V<sub>IL</sub> (min) and V<sub>IH</sub> (max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IL</sub> and V<sub>IH</sub>.  
② V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed after V<sub>PP</sub>.  
③ These parameters are sampled periodically.

Figure 1. Loading Conditions Test Circuit



## Programming Operation

### High Speed Programming Mode

Begin programming by erasing all data; this places all bits in the high level (1) state. Enter data by programming a low level (0) TTL signal into the chosen bit location.

Address the first location and apply valid data at the 8 output pins. Raise  $V_{CC}$  to  $+6\text{ V} \pm 0.25\text{ V}$ ; then raise  $V_{PP}$  to  $+21\text{ V} \pm 0.5\text{ V}$ . Apply a 1 ms ( $\pm 5\%$ ) program pulse to  $\overline{CE}$  as shown in the programming mode timing waveform. The bit is verified and the program/no-program decision is made. If the bit is not programmed, apply another 1 ms pulse to  $\overline{CE}$  up to a maximum of 20 times. If the bit is programmed within 20 tries, apply an additional overprogram pulse of (1 x number of tries) ms and input the next address. If the bit is not programmed in 20 tries, reject the device as a program failure.

After all bits are programmed, lower both  $V_{CC}$  and  $V_{PP}$  to  $+5\text{ V} \pm 5\%$  and verify all data again.

### Programming Inhibit Mode

Use the programming inhibit mode to program multiple  $\mu\text{PD27256s}$  connected in parallel. All like inputs (except  $\overline{CE}$ , but including  $\overline{OE}$ ) may be common. Program individual devices by applying a low level (0) TTL pulse to the  $\overline{CE}$  input of the  $\mu\text{PD27256}$  to be programmed. Applying a high level (1) to the  $\overline{CE}$  input of the other devices prevents them from being programmed.

### Program Verify Mode

Perform verification on the programmed data to determine that the data was correctly programmed. The program verification can be performed with the  $\overline{CE}$  and  $\overline{OE}$  at low levels (0).


### Erasure

Erase data on the  $\mu\text{PD27256}$  by exposing it to light with a wavelength shorter than 400 nm. Exposure to direct sunlight or fluorescent light could also erase the data. Consequently, mask the window to prevent unintentional erasure by ultraviolet rays.

Data is typically erased by 254 nm ultraviolet rays. A lighting level of 15 W-sec/cm<sup>2</sup> (min) is required to completely erase written data (ultraviolet ray intensity x exposure time.)

An ultraviolet lamp rated at 12,000  $\mu\text{W}/\text{cm}^2$  takes approximately 15 to 20 minutes to complete erasure. Place the  $\mu\text{PD27256}$  within 2.5 cm of the lamp tubes. Remove any filter on the lamp.

## Timing Waveforms







### Description

The μPD27C64 is a 65,536-bit (8,192 × 8-bit) electrically programmable read-only memory (EPROM). It operates from a single +5V power supply making it ideal for microprocessor applications. It is fabricated using an advanced CMOS process which saves substantial power in operating and standby modes.

A distinctive feature of the μPD27C64 is an output enable (OE) separate from the chip enable (CE). The OE control eliminates bus contention in multiple-bus microprocessor systems. The μPD27C64 features fast, simple, one-pulse programming controlled by TTL-level signals. A high-speed programming mode is also available.

The μPD27C64 is available in a cerdip package with a quartz window as an ultraviolet (UV), erasable EPROM, or in a plastic package as a one-time-programmable (OTP), non-erasable EPROM.

### Features

- Ultraviolet erasable and electrically programmable
- Low supply current:
  - 30 mA (max) active current
  - 100 μA (max) standby current
- High-speed programming mode
- Single location programming
- Programmable with single pulse (total programming time is 420 sec in standard mode)
- Input/output TTL-compatible
- Single +5 V power supply
- Low power dissipation:
  - 33 mW/MHz (max) operating
  - 550 μW (max) standby
- μPD2764-compatible
- 28-pin DIP


### Performance Ranges

Device	Access Time (Max)	Power Supply (Max)	
		Active	Standby
μPD27C64-20	200 ns	30 mA	100 μA
μPD27C64-25(1)	250 ns	30 mA	100 μA
μPD27C64-30(1)	300 ns	30 mA	100 μA

#### Note:

(1) Available as either UV or OTP.


### Pin Configuration



### Pin Identification

No.	Symbol	Function
1	V <sub>PP</sub>	Program voltage
2-10, 21, 23-25	A <sub>0</sub> -A <sub>12</sub>	Address inputs
11-13, 15-19	DO <sub>0</sub> -DO <sub>7</sub>	Data inputs/outputs
14	GND	Ground
20	CE	Chip enable
22	OE	Output enable
26	NC	No connection
27	PGM	Program
28	V <sub>CC</sub>	+5 V power supply

### Block Diagram



### Absolute Maximum Ratings

Power supply voltage, $V_{CC}$	-0.3 V to +7.0 V
Input voltage, $V_{IN}$	-0.3 V to $V_{CC} + 0.3$ V
Output voltage, $V_{OUT}$	-0.3 V to $V_{CC} + 0.3$ V
Operating temperature, $T_{OPR}$	-10°C to +80°C
Storage temperature, $T_{STG}$	-65°C to +125°C
Program voltage, $V_{PP}$	-0.3 V to +22 V

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Capacitance

$T_A = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{IN}$			6	pF	$V_{IN} = 0\text{V}$
Output capacitance	$C_{OUT}$			12	pF	$V_{OUT} = 0\text{V}$

### DC Characteristics

#### Read and Standby Modes

$T_A = 0^\circ\text{C}$  to +70°C,  $V_{CC} = +5\text{V} \pm 10\%$ ,  $V_{PP} = V_{CC}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output voltage, high	$V_{OH}$	2.4			V	$I_{OH} = -400\ \mu\text{A}$
Output voltage, low	$V_{OL}$			0.45	V	$I_{OL} = 2.1\text{mA}$
Input voltage, high	$V_{IH}$	2.0		$V_{CC} + 0.3$	V	
Input voltage, low	$V_{IL}$	-0.3		0.8	V	
Output leakage current	$I_{LO}$			10	$\mu\text{A}$	$\overline{OE} = V_{IH}$ , $V_{OUT} = 0\text{V}$ to $V_{CC}$
Input leakage current	$I_{LI}$			10	$\mu\text{A}$	$V_{IN} = 0\text{V}$ to $V_{CC}$
Operating supply current	$I_{CCA1}$			10	mA	$\overline{CE} = V_{IL}$ , $V_{IN} = V_{IH}$
Operating supply current	$I_{CCA2}$			30	mA	$f = 5\text{MHz}$ , $I_{OUT} = 0\text{mA}$
Standby supply current	$I_{CCS1}$			1	mA	$\overline{CE} = V_{IH}$
Standby supply current	$I_{CCS2}$	1		100	$\mu\text{A}$	$\overline{CE} = V_{CC}$ , $V_{IN} = 0\text{V}$ to $V_{CC}$
Program voltage current	$I_{PP1}$	1		100	$\mu\text{A}$	$V_{PP} = V_{CC} \pm 0.6\text{V}$

### Standard Programming, Program Verify, and Program Inhibit Modes

$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ ,  $V_{CC} = +5\text{V} \pm 10\%$ ,  $V_{PP} = +21\text{V} \pm 0.5\text{V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output voltage, high	$V_{OH}$	2.4			V	$I_{OH} = -400\ \mu\text{A}$
Output voltage, low	$V_{OL}$			0.45	V	$I_{OL} = 2.1\text{mA}$
Input voltage, high	$V_{IH}$	2.0		$V_{CC} + 0.3$	V	
Input voltage, low	$V_{IL}$	-0.3		0.8	V	
Input leakage current	$I_{LI}$			10	$\mu\text{A}$	$V_{IN} = V_{IL}$ or $V_{IH}$
Operating supply current	$I_{CC2}$			30	mA	
Program voltage current	$I_{PP}$			30	mA	$\overline{CE} = \overline{PGM} = V_{IL}$

### High-Speed Programming Mode

$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ ,  $V_{CC} = +6\text{V} \pm 0.25\text{V}$ ,  $V_{PP} = +21\text{V} \pm 0.5\text{V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output voltage, high	$V_{OH}$	2.4			V	$I_{OH} = -400\ \mu\text{A}$
Output voltage, low	$V_{OL}$			0.45	V	$I_{OL} = 2.1\text{mA}$
Input voltage, high	$V_{IH}$	2.0		$V_{CC} + 1$	V	
Input voltage, low	$V_{IL}$	-0.1		0.8	V	
Input leakage current	$I_{LI}$			10	$\mu\text{A}$	$V_{IN} = V_{IL}$ or $V_{IH}$
Operating supply current	$I_{CC2}$			30	mA	
Program voltage current	$I_{PP}$			30	mA	$\overline{CE} = \overline{PGM} = V_{IL}$

## AC Characteristics

### Read and Standby Modes

$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ ,  $V_{CC} = +5\text{V} \pm 10\%$ ,  $V_{PP} = V_{CC}$

Parameter	Symbol	Limits						Unit	Test Conditions(2)
		μPD27C64-20		μPD27C64-25(1)		μPD27C64-30(1)			
		Min	Max	Min	Max	Min	Max		
Address to output delay	$t_{ACC}$		200		250		300	ns	$\overline{CE} = \overline{OE} = V_{IL}$
$\overline{CE}$ to output delay	$t_{CE}$		200		250		300	ns	$\overline{OE} = V_{IL}$
$\overline{OE}$ low to data output delay	$t_{OE}$	10	75	10	100	10	120	ns	$\overline{CE} = V_{IL}$
$\overline{OE}$ high to data output float delay	$t_{DF}$	0	60	0	85	0	105	ns	$\overline{CE} = V_{IL}$
Address to output hold time	$t_{OH}$	0		0		0		ns	$\overline{CE} = \overline{OE} = V_{IL}$

#### Note:

- (1) Available in either UV or OTP.
- (2) Output load: see Loading Conditions Test Circuit. Input rise and fall times: 20 ns. Input pulse levels: 0.45 V to 2.4 V. Timing measurement reference levels:  
Inputs: 0.8 V and 2.0 V  
Outputs: 0.8 V and 2.0 V.

### Standard Programming, Program Verify, and Program Inhibit Modes

$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ ,  $V_{CC} = +5\text{V} \pm 10\%$ ,  $V_{PP} = +21\text{V} \pm 0.5\text{V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Address setup time	$t_{AS}$	2			μs	(Notes 1, 2, 3)
Data setup time	$t_{DS}$	2			μs	(Notes 1, 2, 3)
Address hold time	$t_{AH}$	0			μs	(Notes 1, 2, 3)
Data hold time	$t_{DH}$	2			μs	(Notes 1, 2, 3)
Output enable to output float delay	$t_{DF}$	0		130	ns	(Notes 1, 2, 3)
Program supply setup time	$t_{VS}$	2			μs	(Notes 1, 2, 3)
Program pulse width	$t_{PW}$	20	50	55	ms	(Notes 1, 2, 3)
$\overline{CE}$ setup time	$t_{CES}$	2			μs	(Notes 1, 2, 3)
$\overline{OE}$ setup time	$t_{OES}$	2			μs	(Notes 1, 2, 3)
$\overline{OE}$ to data utilization delay	$t_{OE}$			150	ns	(Notes 1, 2, 3)

#### Note:

- (1) Input pulse levels:  $V_I = 0.45\text{V to } 2.4\text{V}$ .
- (2) Input and output timing reference levels = 0.8 V and 2.0 V.
- (3) Input rise and fall times = 20 ns.

### High-Speed Programming Mode


$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ ,  $V_{CC} = +6\text{V} \pm 0.25\text{V}$ ,  $V_{PP} = +21\text{V} \pm 0.5\text{V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Address setup time	$t_{AS}$	2			μs	(Notes 1, 2)
Data setup time	$t_{DS}$	2			μs	(Notes 1, 2)
Address hold time	$t_{AH}$	2			μs	(Notes 1, 2)
Data hold time	$t_{DH}$	2			μs	(Notes 1, 2)
Chip enable to output float delay	$t_{DF}$	0		130	ns	(Notes 1, 2)
Supply current setup time	$t_{VCS}$	2			μs	(Notes 1, 2)
Program setup time	$t_{VPS}$	2			μs	(Notes 1, 2)
Initial program pulse width	$t_{PW}$	0.95	1	1.05	ms	(Notes 1, 2)
Additional program pulse range	$t_{OPW}$	3.8		63	ms	(Notes 1, 2)
$\overline{CE}$ setup time	$t_{CES}$	2			μs	(Notes 1, 2)
$\overline{OE}$ setup time	$t_{OES}$	2			μs	(Notes 1, 2)
$\overline{OE}$ data utilization delay	$t_{OE}$			150	ns	(Notes 1, 2)

#### Note:


- (1) Input pulse levels:  $V_I = 0.45\text{V to } 2.4\text{V}$ .
- (2) Input and output timing reference levels = 0.8 V and 2.0 V.

Figure 1. Loading Conditions Test Circuit




### Timing Waveforms

#### Read Mode



- Note:
1. OE may be delayed up to  $t_{ACC}-t_{OE}$  after the falling edge of CE for read mode without impact on  $t_{ACC}$ .
  2.  $t_{OH}$  is specified from OE or CE, whichever occurs first.

#### High-Speed Programming Mode



- Note:
1. If a read is performed within the  $t_{ACC}$  range, the OE input lead time from CE fall time is  $t_{ACC}-t_{OE}$  (max).
  2.  $t_{OH}$  represents the time from the rise of OE or CE, whichever rises to  $V_{IH}$  first.
  3. Connect  $V_{CC}$  before  $V_{PP}$  and disconnect after  $V_{PP}$ .

### Truth Table

Mode	CE	OE	PGM	V <sub>PP</sub>	V <sub>CC</sub>	Outputs
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	+5V	+5V	Data output
Standby	V <sub>IH</sub>	X	X	+5V	+5V	High impedance
Standard program	V <sub>IL</sub>	X	V <sub>IL</sub>	V <sub>PP</sub>	+5V	Data input
Program verify	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PP</sub>	+5V	Data output
Program inhibit	V <sub>IH</sub>	X	X	V <sub>PP</sub>	+5V	High impedance
High-speed programming	V <sub>IL</sub>	X	V <sub>IL</sub>	V <sub>PP</sub>	+6V	Data input

- Note:
- (1) X can be either V<sub>IL</sub> or V<sub>IH</sub>. (V<sub>IH</sub> = TTL-level high input voltage, V<sub>IL</sub> = TTL-level low input voltage)

### Function

The μPD27C64 uses a single standard +5V power supply (μPD8086, μPD8085, μPD8088). Furthermore, all the input/output terminals are TTL-level so that the total system can be simplified. For programming purposes, an additional +21V power supply is required.

The μPD27C64 does not require any complex programming devices. Programming can be done while chips are mounted on a system board. A single TTL-level pulse (pulse duration 50 ms) is used to program any single address.

The μPD27C64 features a standby mode which reduces the power dissipation from the maximum active power dissipation of 165 mW to a maximum standby power dissipation of 550 μW. This results in a power savings of over 99% with no increase in access time.

## Erasure

Data written on the μPD27C64 can be erased by light with a wavelength shorter than 400 nm. If it is exposed to direct sunlight or fluorescent light, programmed data may be erased. Therefore, in order to protect the programmed data, mask the window to prevent erasing by ultraviolet rays.

Data on the μPD27C64 is usually erased by 254 nm ultraviolet rays. The lighting level required to completely erase written data is 15 W-sec/cm<sup>2</sup> (min) (ultraviolet ray intensity × exposure time).

An ultraviolet lamp of 12,000 μW/cm<sup>2</sup> will take approximately 15 to 20 minutes. The distance between the lamp and μPD27C64 should be within 2.5 cm. The filter on the ultraviolet lamp should be removed for this operation. The program protect seal should also be removed from the window of the μPD27C64.

## Operation

The six operation modes of the μPD27C64 are listed in the truth table. V<sub>CC</sub> should be set to +5V for each Read, Standby, Standard programming, Program verify, or Program inhibit mode. V<sub>CC</sub> should be set to +6V for the High-speed Programming mode. Control terminals  $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{PGM}$ , and V<sub>PP</sub> should be set according to the data in this table.

## Read Mode

When  $\overline{CE}$  and  $\overline{OE}$  are at a low (0) level, Read is set and data is available at the outputs after t<sub>OE</sub> from the falling edge of  $\overline{OE}$  and t<sub>ACC</sub> after setting the address.

## Standby Mode

The μPD27C64 is placed in a standby mode with the application of a high (1) level TTL signal to the  $\overline{CE}$  input. In this mode the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input. The active power dissipation is reduced from 165 mW to 550 μW.

## Programming Modes

The μPD27C64 can be programmed in two ways: (1) standard programming mode, and (2) high-speed programming mode. In the standard mode, basically a 50 ms  $\overline{PGM}$  pulse is applied to each bit location. The high-speed programming mode is similar to the Intelligent Programming Algorithm® in which up to fifteen 1 ms  $\overline{PGM}$  pulses are applied to each bit location, followed by an additional  $\overline{PGM}$  pulse, of which the width is 4 ms for each number of 1 ms pulses applied before. The high-speed programming mode reduces the programming time to typically 60 s to 120 s.

## Standard Programming Mode

Programming begins by erasing all data and consequently having all bits in the high (1) level state. Data is then entered by programming a low (0) level TTL signal into the chosen bit location.

The μPD27C64 is placed in the programming mode by applying a low (0) TTL-level program pulse to the  $\overline{CE}$  and  $\overline{PGM}$  inputs with V<sub>PP</sub> at +21V. The data to be programmed is applied to the output pins in 8-bit parallel form at TTL levels.

Any location can be programmed at any time, either individually, sequentially, or at random.

When multiple μPD27C64s are connected in parallel except for  $\overline{CE}$ , individual μPD27C64s can be programmed by applying a low (0) level TTL pulse to the  $\overline{PGM}$  input of the desired μPD27C64 to be programmed.

Programming of multiple μPD27C64s in parallel with the same data is easily accomplished. All the like inputs are tied together and programmed by applying a low (0) level TTL pulse to the  $\overline{PGM}$  inputs.

## High-speed Programming Mode

In this mode, programming begins by addressing the first location, and applying valid data to the eight output pins (a low-level TTL signal, 0, into the chosen bit location).

V<sub>CC</sub> is then raised to 6V ± 0.25V followed by V<sub>PP</sub> raised to 21V ± 0.5V. A  $\overline{PGM}$  pulse of 1 ms ± 5% is then input in the same manner as described in the programming mode timing diagram. The bit is then verified and a program/no-program decision is made. If the bit is not yet programmed, another 1 ms  $\overline{PGM}$  pulse is input, to a maximum of fifteen times. If the bit is programmed within fifteen efforts, another pulse of 4 ms for each effort is input and the next address is input. If the bit does not program within fifteen 1 ms efforts, another  $\overline{PGM}$  pulse of 60 ms is input and the bit verified. If the bit is not programmed at this stage, the device would be rejected as a program failure. If the bit is programmed, the next address is input until all addresses are complete.

At this stage, V<sub>CC</sub> and V<sub>PP</sub> pins are lowered to 5V ± 5% and all bytes are then verified again for programming.

® Intelligent Programming Algorithm is a registered trademark of Intel Corporation.

**Program Inhibit Mode**

Programming multiple μPD27C64s in parallel with different data is easier with the programming inhibit mode. Except for  $\overline{CE}$  (or  $\overline{PGM}$ ) all like inputs (including  $\overline{OE}$ ) of the parallel μPD27C64s may be common. Programming is accomplished by applying a low (0) TTL-level program pulse to the  $\overline{CE}$  and  $\overline{PGM}$  inputs with  $V_{PP}$  at +21V. A high (1) level applied to the  $\overline{CE}$  (or  $\overline{PGM}$ ) of the other μPD27C64 will inhibit it from being programmed.

**Program Verify Mode**

A verify should be performed on the programmed bits to determine that the data was correctly programmed. The program verify can be performed with  $\overline{CE}$  and  $\overline{OE}$  at low (0) levels and  $\overline{PGM}$  at a high (1) level.

**Output Disable**

The data outputs of two or more μPD27C64s may be wire-ORed together to the same data bus. In order to prevent bus contention problems between devices, all but the selected μPD27C64s should be disabled by raising the  $\overline{CE}$  input to a TTL high.  $\overline{OE}$  input should be made common to all devices and connected to the read line from the system control bus. These connections offer the lowest average power consumption.

### Description

The μPD27C256 is a 262,144-bit ultraviolet erasable and electrically programmable read-only memory utilizing CMOS double-polysilicon technology. The device is organized as 32K words by 8 bits and operates from a single +5V power supply. All inputs and outputs are TTL-compatible. The μPD27C256 has single location programming, three-state outputs and is pin-compatible with the 27256 EPROM. It is available as a 28-pin DIP.

The μPD27C256 is available in a cerdip package with a quartz window as an ultraviolet (UV) erasable EPROM, or in a plastic package as a one-time-programmable (OTP), non-erasable EPROM.

The μPD27C256 has a  $V_{pp}$  of 21V.

### Features


- 32K-word by 8-bit organization
- Ultraviolet erasable and electrically programmable
- Single location programming
- High-speed programming mode
- Low power dissipation:
  - 165 mW (active)
  - 550 μW (standby)
- Input/output TTL-compatible for reading and programming
- Single +5V power supply
- JEDEC vendor identification mode
- Three-state outputs
- Pin-compatible with μPD27256 EPROM
- CMOS double-polysilicon technology
- 28-pin DIP

### Performance Ranges

Device	Access Time (Max)	Power Supply (Max)	
		Active	Standby
μPD27C256-15	150 ns	30 mA	100 μA
μPD27C256-20[1]	200 ns	30 mA	100 μA
μPD27C256-25[1]	250 ns	30 mA	100 μA

Note: [1] Available as either UV or OTP. OTP version is preliminary.

### Pin Configuration




83-001730A

### Pin Identification

No.	Symbol	Function
1	$V_{pp}$	Program voltage
2-10, 21, 23-27	$A_0-A_{14}$	Address inputs
11-13, 15-19	$O_0-O_7$	Data outputs
14	GND	Ground
20	$\overline{CE}$	Chip enable
22	$\overline{OE}$	Output enable
28	$V_{CC}$	+5V power supply

### Block Diagram



83-001731A



**Absolute Maximum Ratings**

Power supply voltage, $V_{CC}$	-0.6 V to +7.0 V
Input voltage, $V_{IN}[1]$	-0.6 V to $V_{CC} + 0.6$ V
Output voltage, $V_{OUT}$	-0.6 V to $V_{CC} + 0.6$ V
Operating temperature, $T_{OPR}$	-10°C to 80°C
Storage temperature, $T_{STG}$	-65°C to 125°C
Program voltage, $V_{PP}$	-0.6 V to +22 V
ID read voltage on pin 24, $V_{ID}$	-0.6 V to +13.5 V

**Note:** [1]  $V_{IN} = -3.0$  V min for 20 ns pulse.

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

$T_A = 25^\circ\text{C}$ ,  $f = 1$  MHz [Note 1]

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{IN}$		6		pF	$V_{IN} = 0$ V
Output capacitance	$C_{OUT}$		12		pF	$V_{OUT} = 0$ V

**Note:** [1] This parameter is sampled and not 100% tested.

**DC Characteristics**

**Read and Standby Modes**

$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = +5$  V  $\pm 10\%$ (1);  $V_{PP} = V_{CC}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output voltage, high	$V_{OH}$	2.4			V	$I_{OH} = -400$ μA
Output voltage, low	$V_{OL}$		0.45		V	$I_{OL} = 2.1$ mA
Input voltage, high	$V_{IH}$	2.0		$V_{CC} + 0.3$	V	
Input voltage, low	$V_{IL}$	-0.3		0.8	V	
Output leakage current	$I_{LO}$			10	μA	$\overline{OE} = V_{IH}$ , $V_{OUT} = 0$ V to $V_{CC}$
Input leakage current	$I_{LI}$			10	μA	$V_{IN} = 0$ V to $V_{CC}$
Operating supply current	$I_{CCA1}$			30	mA	$\overline{OE} = V_{IL}$ , $V_{IN} = V_{IH}$
Operating supply current	$I_{CCA2}$			30	mA	5 MHz, $I_{OUT} = 0$ mA
Standby supply current	$I_{SB1}$			1	mA	$\overline{OE} = V_{IH}$
Standby supply current	$I_{SB2}$			100	μA	$\overline{OE} = V_{CC}$
Program voltage current	$I_{PP1}$			100	μA	$V_{PP} = V_{CC}$

**Note:** [1] For μPD27C256-15:  $V_{CC} = 5$  V  $\pm 5\%$

**Program, Program Verify, and Program Inhibit Modes**

$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ ,  $V_{CC} = +6$  V  $\pm 0.25$  V,  $V_{PP} = +21$  V  $\pm 0.5$  V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output voltage, high	$V_{OH}$	2.4			V	$I_{OH} = -400$ μA
Output voltage, low	$V_{OL}$		0.45		V	$I_{OL} = 2.1$ mA
Input voltage, high	$V_{IH}$	2.0		$V_{CC} + 0.3$	V	
Input voltage, low	$V_{IL}$	-0.3		0.8	V	
ID read voltage	$V_{ID}$	11.5		12.5	V	
Input leakage current	$I_{LI}$			10	μA	$V_{IN} = V_{IL}$ or $V_{IH}$
Operating supply current	$I_{CC}$			30	mA	
Program voltage current	$I_{PP2}$			30	mA	$\overline{OE} = V_{IL}$ , $\overline{OE} = V_{IH}$

## AC Characteristics

### Read and Standby Modes

$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = +5\text{ V} \pm 10\%(3)$ ;  $V_{PP} = V_{CC}$

Parameter	Symbol	Limits						Unit	Test Conditions[2]
		μPD27C256-15		μPD27C256-20[1]		μPD27C256-25[1]			
		Min	Max	Min	Max	Min	Max		
Address to output delay	$t_{ACC}$		150		200		250	ns	$\overline{CE} = \overline{OE} = V_{IL}$
$\overline{CE}$ to output delay	$t_{CE}$		150		200		250	ns	$\overline{CE} = V_{IL}$
$\overline{OE}$ low to data output delay	$t_{OE}$		75		75		100	ns	$\overline{CE} = V_{IL}$
$\overline{OE}$ high to data output float delay	$t_{DF}$		60		60		85	ns	$\overline{CE} = V_{IL}$
Address to output hold time	$t_{OH}$	0		0		0		ns	$\overline{CE} = \overline{OE} = V_{IL}$

Notes: [1] Available in either UV or OTP.

[2] Output load: see figure 1.

Input rise and fall times: 20 ns.

Input pulse levels: 0.45 V to 2.4 V.

Timing measurement reference levels:

Inputs: 0.8 V and 2.0 V

Outputs: 0.8 V and 2.0 V.

[3] For μPD27C256-15:  $V_{CC} = 5\text{ V} \pm 5\%$

### Program, Program Verify, and Program Inhibit Modes

$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ ,  $V_{CC} = +6\text{ V} \pm 0.25\text{ V}$ ,  $V_{PP} = +21\text{ V} \pm 0.5\text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Address setup time	$t_{AS}$	2			$\mu\text{s}$	[Notes 2, 3, 4]
Data setup time	$t_{DS}$	2			$\mu\text{s}$	[Notes 2, 3, 4]
Address hold time	$t_{AH}$	2			$\mu\text{s}$	[Notes 2, 3, 4]
Data hold time	$t_{DH}$	2			$\mu\text{s}$	[Notes 2, 3, 4]
Chip enable to output float delay	$t_{DF}$			130	ns	[Notes 2, 3, 4]
Supply current setup time	$t_{VS}$	2			$\mu\text{s}$	[Notes 2, 3, 4]
Program pulse width	$t_{PW}$	0.95	1	1.05	ms	[Notes 2, 3, 4]
$\overline{CE}$ setup time	$t_{CES}$	2			$\mu\text{s}$	[Notes 2, 3, 4]
$\overline{OE}$ setup time	$t_{OES}$	2			$\mu\text{s}$	[Notes 2, 3, 4]
$\overline{OE}$ hold time[1]	$t_{OEH}$	2			$\mu\text{s}$	[Notes 2, 3, 4]
$\overline{OE}$ recovery time[1]	$t_{OR}$	2			$\mu\text{s}$	[Notes 2, 3, 4]
$\overline{CE}$ to output valid	$t_{DV}$		1		$\mu\text{s}$	[Notes 2, 3, 4]


Notes: [1]  $t_{OEH} + t_{OR} \geq 50\ \mu\text{s}$ .

[2] Input pulse levels = 0.45 V to 2.4 V.

[3] Input and output timing reference levels = 0.8 V and 2.0 V.

[4] Input rise and fall times = 20 ns.

Figure 1. Loading Conditions Test Circuit



## Truth Table

Mode	$\overline{CE}$ (20)	$\overline{OE}$ (22)	$A_0$ (24)	$V_{PP}$ (1)	$V_{CC}$ (28)	Outputs (11-13, 15-19)
Read	$V_{IL}$	$V_{IL}$	X	$V_{CC}$	$V_{CC}$	$D_{OUT}$
Standby	$V_{IH}$	X	X	$V_{CC}$	$V_{CC}$	Hi-Z
Program	$V_{IL}$	$V_{IH}$	X	$V_{PP}$	$V_{CC}$	$D_{IN}$
Program verify	$V_{IL}$	$V_{IL}$	X	$V_{PP}$	$V_{CC}$	$D_{OUT}$
Program inhibit	$V_{IH}$	X	X	$V_{PP}$	$V_{CC}$	Hi-Z
ID read	$V_{IL}$	$V_{IL}$	$V_{ID}$	$V_{CC}$	$V_{CC}$	$D_{OUT}$

Note: [1] X can be either  $V_{IL}$  or  $V_{IH}$ .

### Programming Operation

#### High Speed Programming Mode

Begin programming by erasing all data; this places all bits in the high level (1) state. Enter data by programming a low level (0) TTL signal into the chosen bit location.

Address the first location and apply valid data at the 8 output pins. Raise  $V_{CC}$  to  $+6V \pm 0.25V$ ; then raise  $V_{PP}$  to  $+21V \pm 0.5V$ . Apply a 1ms ( $\pm 5\%$ ) program pulse to  $\overline{CE}$  as shown in the programming mode timing waveform. The bit is verified and the program/no-program decision is made. If the bit is not programmed, apply another 1ms pulse to  $\overline{CE}$  up to a maximum of 20 times. If the bit is programmed within 20 tries, apply an additional overprogram pulse of  $(1 \times \text{number of tries})$  ms and input the next address. If the bit is not programmed in 20 tries, reject the device as a program failure.

After all bits are programmed, lower both  $V_{CC}$  and  $V_{PP}$  to  $+5V \pm 5\%$  and verify all data again.

#### Programming Inhibit Mode

Use the programming inhibit mode to program multiple μPD27C256s connected in parallel. All like inputs (except  $\overline{CE}$ , but including  $\overline{OE}$ ) may be common. Program individual devices by applying a low level (0) TTL pulse to the  $\overline{CE}$  input of the μPD27C256 to be programmed. Applying a high level (1) to the  $\overline{CE}$  input of the other devices prevents them from being programmed.

#### Program Verify Mode

Perform verification on the programmed data to determine that the data was correctly programmed. The program verification can be performed with the  $\overline{CE}$  and  $\overline{OE}$  at low levels (0).

#### Erase


Erase data on the μPD27C256 by exposing it to light with a wavelength shorter than 400 nm. Exposure to direct sunlight or fluorescent light could also erase the data. Consequently, mask the window to prevent unintentional erasure by ultraviolet rays.

Data is typically erased by 254 nm ultraviolet rays. A lighting level of 15 W-sec/cm<sup>2</sup> (min) is required to completely erase written data (ultraviolet ray intensity  $\times$  exposure time).


An ultraviolet lamp rated at 12,000 μW/cm<sup>2</sup> takes approximately 15 to 20 minutes to complete erasure. Place the μPD27C256 within 2.5 cm of the lamp tubes. Remove any filter on the lamp.

### Timing Waveforms

#### Read Mode



#### Program Mode



### Description

The  $\mu$ PD27C256A is a 262,144-bit ultraviolet erasable and electrically programmable read-only memory utilizing CMOS double-polysilicon technology. The device is organized as 32K words by 8 bits and operates from a single +5V power supply. All inputs and outputs are TTL-compatible. The  $\mu$ PD27C256A has single location programming, three-state outputs and is pin-compatible with the 27256 EPROM. It is available as a 28-pin DIP.

The  $\mu$ PD27C256A is available in a cerdip package with a quartz window as an ultraviolet (UV) erasable EPROM, or in a plastic package as a one-time-programmable (OTP) non-erasable EPROM. High density surface mount packages are available for both UV and OTP versions.

The  $\mu$ PD27C256A has a program voltage ( $V_{pp}$ ) of 12.5 V.

### Features

- 32K-word by 8-bit organization
- Ultraviolet erasable and electrically programmable
- Single location programming
- High-speed programming mode
- Low power dissipation,
  - Active: 165 mW
  - Standby: 550  $\mu$ W
- Input/output TTL-compatible for reading and programming
- Single +5V  $\pm$  10% power supply
- JEDEC vendor identification mode
- Three-state outputs
- Pin-compatible with  $\mu$ PD27256 EPROM
- CMOS double-polysilicon technology
- 28-pin DIP, plastic miniflat, or 32-pin ceramic LCC packages

### Performance Ranges


Device	Access Time (Max)	Power Supply (Max)	
		Active	Standby
$\mu$ PD27C256A-12	120 ns	30 mA	100 $\mu$ A
$\mu$ PD27C256A-15(1)	150 ns	30 mA	100 $\mu$ A
$\mu$ PD27C256A-20(1)	200 ns	30 mA	100 $\mu$ A

#### Note:

(1) Available as either UV or OTP. OTP version is preliminary.


### Pin Configuration

#### 28-Pin DIP, Plastic Miniflat



83-001735A

#### 32-Pin Ceramic Leadless Chip Carrier (LCC)



83-002713A

**Pin Identification**


**DIP and Plastic Miniflat**

No.	Symbol	Function
1	V <sub>PP</sub>	Program voltage
2-10, 21, 23-27	A <sub>0</sub> -A <sub>14</sub>	Address Inputs
11-13, 15-19	O <sub>0</sub> -O <sub>7</sub>	Data outputs
14	GND	Ground
20	$\overline{CE}$	Chip enable
22	$\overline{OE}$	Output enable
28	V <sub>CC</sub>	+5 V ± 10% power supply

**Ceramic LCC**

No.	Symbol	Function
1, 12, 17, 26	NC	No connection
2	V <sub>PP</sub>	Program voltage
3-11, 24, 27-31	A <sub>0</sub> -A <sub>14</sub>	Address inputs
13-15, 18-22	O <sub>0</sub> -O <sub>7</sub>	Data outputs
16	GND	Ground
23	$\overline{CE}$	Chip enable
25	$\overline{OE}$	Output enable
32	V <sub>CC</sub>	+5 V ± 10% power supply

**Block Diagram**



**Absolute Maximum Ratings**

Power supply voltage, V <sub>CC</sub>	-0.6 V to +7.0 V
Input voltage, V <sub>IN</sub> (1)	-0.6 V to V <sub>CC</sub> + 0.6 V
Output voltage, V <sub>OUT</sub>	-0.6 V to V <sub>CC</sub> + 0.6 V
Operating temperature, T <sub>OPR</sub>	-10°C to 80°C
Storage temperature, T <sub>STG</sub>	-65°C to 125°C
Program voltage, V <sub>PP</sub>	-0.6 V to +13.0 V
ID read voltage on pin 24, V <sub>ID</sub>	-0.6 V to +13.5 V

**Note:**

(1) V<sub>IN</sub> = -3.0 V min for 20 ns pulse.

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

T<sub>A</sub> = 25°C, f = 1 MHz (Note 1)

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	C <sub>IN</sub>			6	pF	V <sub>IN</sub> = 0 V
Output capacitance	C <sub>OUT</sub>			12	pF	V <sub>OUT</sub> = 0 V

**Note:**

(1) This parameter is sampled and not 100% tested.

## DC Characteristics

### Read and Standby Modes

$T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = +5\text{ V} \pm 10\%$ ,  $V_{PP} = V_{CC}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output voltage, high	$V_{OH}$	2.4			V	$I_{OH} = -400\ \mu\text{A}$
Output voltage, low	$V_{OL}$			0.45	V	$I_{OL} = 2.1\ \text{mA}$
Input voltage, high	$V_{IH}$	2.0		$V_{CC} + 0.3$	V	
Input voltage, low	$V_{IL}$	-0.3		0.8	V	
Output leakage current	$I_{LO}$			10	$\mu\text{A}$	$\overline{OE} = V_{IH}$ , $V_{OUT} = 0\ \text{V to } V_{CC}$
Input leakage current	$I_{LI}$			10	$\mu\text{A}$	$V_{IN} = 0\ \text{V to } V_{CC}$
Operating supply current	$I_{CCA1}$			30	mA	$\overline{CE} = V_{IL}$ , $V_{IN} = V_{IH}$
Operating supply current	$I_{CCA2}$			30	mA	5 MHz, $I_{OUT} = 0\ \text{mA}$
Standby supply current	$I_{SB1}$			1	mA	$\overline{CE} = V_{IH}$
Standby supply current	$I_{SB2}$			100	$\mu\text{A}$	$\overline{CE} = V_{CC}$
Program voltage current	$I_{PP1}$			100	$\mu\text{A}$	$V_{PP} = V_{CC}$

### Program, Program Verify, and Program Inhibit Modes

$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ ,  $V_{CC} = +6\ \text{V} \pm 0.25\ \text{V}$ ,  $V_{PP} = +12.5\ \text{V} \pm 0.3\ \text{V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output voltage, high	$V_{OH}$	2.4			V	$I_{OH} = -400\ \mu\text{A}$
Output voltage, low	$V_{OL}$			0.45	V	$I_{OL} = 2.1\ \text{mA}$
Input voltage, high	$V_{IH}$	2.0		$V_{CC} + 0.3$	V	
Input voltage, low	$V_{IL}$	-0.3		0.8	V	
ID read voltage	$V_{ID}$	11.5		12.5	V	
Input leakage current	$I_{LI}$			10	$\mu\text{A}$	$V_{IN} = V_{IL}$ or $V_{IH}$
Operating supply current	$I_{CC}$			30	mA	
Program voltage current	$I_{PP2}$			30	mA	$\overline{CE} = V_{IL}$ , $\overline{OE} = V_{IH}$

## AC Characteristics

### Read and Standby Modes

$T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = +5\ \text{V} \pm 10\%$ ,  $V_{PP} = V_{CC}$

Parameter	Symbol	Limits						Unit	Test Conditions(2)
		μPD27C256A-12		μPD27C256A-15(1)		μPD27C256A-20(1)			
		Min	Max	Min	Max	Min	Max		
Address to output delay	$t_{ACC}$		120		150		200	ns	$\overline{CE} = \overline{OE} = V_{IL}$
$\overline{CE}$ to output delay	$t_{CE}$		120		150		200	ns	$\overline{CE} = V_{IL}$
$\overline{OE}$ low to data output delay	$t_{OE}$		60		75		75	ns	$\overline{CE} = V_{IL}$
$\overline{OE}$ high to data output float delay	$t_{DF}$		50		60		60	ns	$\overline{CE} = V_{IL}$
Address to output hold time	$t_{OH}$		0		0		0	ns	$\overline{CE} = \overline{OE} = V_{IL}$

#### Notes:

(1) Available in either UV or OTP.

(2) Output load: see figure 1.

Input rise and fall times: 20 ns.

Input pulse levels: 0.45 V to 2.4 V.

Timing measurement reference levels:

Inputs: 0.8 V and 2.0 V

Outputs: 0.8 V and 2.0 V.

**AC Characteristics (cont)**

**Program, Program Verify, and Program Inhibit Modes**


$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ ,  $V_{CC} = +6\text{V} \pm 0.25\text{V}$ ,  $V_{PP} = +12.5\text{V} \pm 0.3\text{V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Address setup time	$t_{AS}$	2			$\mu\text{s}$	(Notes 1, 2, 3)
Data setup time	$t_{DS}$	2			$\mu\text{s}$	(Notes 1, 2, 3)
Address hold time	$t_{AH}$	0			$\mu\text{s}$	(Notes 1, 2, 3)
Data hold time	$t_{DH}$	2			$\mu\text{s}$	(Notes 1, 2, 3)
Output enable to output float delay	$t_{DF}$			130	ns	(Notes 1, 2, 3)
$V_{PP}$ setup time	$t_{VPS}$	2			$\mu\text{s}$	(Notes 1, 2, 3)
Program pulse width	$t_{PW}$	0.95	1	1.05	ms	(Notes 1, 2, 3)
$V_{CC}$ setup time	$t_{VCS}$	2			$\mu\text{s}$	
OE setup time	$t_{OES}$	2			$\mu\text{s}$	(Notes 1, 2, 3)
Overprogram pulse width	$t_{OPW}$	0.95		21	ms	
Data valid from OE	$t_{OE}$			150	ns	

**Notes:**

- (1) Input pulse levels = 0.45 V to 2.4 V.
- (2) Input and output timing reference levels = 0.8 V and 2.0 V.
- (3) Input rise and fall times = 20 ns.

**Figure 1. Loading Conditions Test Circuit**



**Truth Table**

Mode	$\overline{\text{CE}}$ (20)	$\overline{\text{OE}}$ (22)	$A_9$ (24)	$V_{PP}$ (1)	$V_{CC}$ (28)	Outputs (11-13, 15-19)
Read	$V_{IL}$	$V_{IL}$	X	$V_{CC}$	$V_{CC}$	$D_{OUT}$
Standby	$V_{IH}$	X	X	$V_{CC}$	$V_{CC}$	Hi-Z
Program	$V_{IL}$	$V_{IH}$	X	$V_{PP}$	$V_{CC}$	$D_{IN}$
Program verify	$V_{IH}$	$V_{IL}$	X	$V_{PP}$	$V_{CC}$	$D_{OUT}$
Program inhibit	$V_{IH}$	$V_{IH}$	X	$V_{PP}$	$V_{CC}$	Hi-Z
ID read	$V_{IL}$	$V_{IL}$	$V_{ID}$	$V_{CC}$	$V_{CC}$	$D_{OUT}$

**Note:**

(1) X can be either  $V_{IL}$  or  $V_{IH}$ .

**Programming Operation**

**High Speed Programming Mode**

Begin programming by erasing all data; this places all bits in the high level (1) state. Enter data by programming a low level (0) TTL signal into the chosen bit location.

Address the first location and apply valid data at the 8 output pins. Raise  $V_{CC}$  to  $+6\text{V} \pm 0.25\text{V}$ ; then raise  $V_{PP}$  to  $+12.5\text{V} \pm 0.3\text{V}$ . Apply a 1ms ( $\pm 5\%$ ) program pulse to  $\overline{\text{CE}}$  as shown in the programming mode timing waveform. The bit is verified and the program/no-program decision is made. If the bit is not programmed, apply another 1ms pulse to  $\overline{\text{CE}}$  up to a maximum of 25 times. If the bit is programmed within 25 tries, apply an additional overprogram pulse of ( $3 \times$  number of tries) ms and input the next address. If the bit is not programmed in 25 tries, reject the device as a program failure.

After all bits are programmed, lower both  $V_{CC}$  and  $V_{PP}$  to  $+5\text{V} \pm 10\%$  and verify all data again.

**Programming Inhibit Mode**

Use the programming inhibit mode to program multiple  $\mu\text{PD27C256A}$ s connected in parallel. All like inputs (except  $\overline{\text{CE}}$ , but including  $\overline{\text{OE}}$ ) may be common. Program individual devices by applying a low level (0) TTL pulse to the  $\overline{\text{CE}}$  input of the  $\mu\text{PD27C256A}$  to be programmed. Applying a high level (1) to the  $\overline{\text{CE}}$  input of the other devices prevents them from being programmed.

**Program Verify Mode**

Perform verification on the programmed data to determine that the data was correctly programmed. The program verification can be performed with  $\overline{\text{OE}}$  at a low level (0). To perform verification on multiple  $\mu\text{PD27C256A}$ s connected in parallel, with a common  $\overline{\text{OE}}$  input applied to all devices, first reduce  $V_{PP}$  to  $V_{CC}$ . Then the normal read mode can be used with a low level (0) applied to the  $\overline{\text{CE}}$  input of the device to be verified. A high level (1) is applied to the  $\overline{\text{CE}}$  input of all other devices.

## Erase


Erase data on the μPD27C256A by exposing it to light with a wavelength shorter than 400 nm. Exposure to direct sunlight or fluorescent light could also erase the data. Consequently, mask the window to prevent unintentional erasure by ultraviolet rays.

Data is typically erased by 254 nm ultraviolet rays. A lighting level of 15 W-sec/cm<sup>2</sup> (min) is required to completely erase written data (ultraviolet ray intensity × exposure time).


An ultraviolet lamp rated at 12,000 μW/cm<sup>2</sup> takes approximately 15 to 20 minutes to complete erasure. Place the μPD27C256A within 2.5 cm of the lamp tubes. Remove any filter on the lamp.

## Timing Waveforms

### Read Mode



### Program Mode







## PRELIMINARY INFORMATION

### Description

The μPD27C512 is a 524,288-bit ultraviolet erasable and electrically programmable ROM using an advanced CMOS process that produces a substantial power saving. The device is organized as 64K words by 8 bits and operates from a single +5 V power supply. All inputs and outputs are TTL-compatible. The device is available in a 28-pin cerdip package with a quartz window.

### Features

- 64K x 8-bit organization
- Ultraviolet erasable and electrically programmable
- High speed programming mode
- Low power dissipation:
  - 30 mA max (active)
  - 100 μA max (standby)
- TTL-compatible inputs and outputs
- Single +5 V power supply
- Three-state outputs
- Advanced CMOS technology
- 28-pin DIP

### Performance Ranges


Device	Access Time	Power Supply	
		Active	Standby
μPD27C512D-15	150 ns	30 mA	100 μA
μPD27C512D-20	200 ns	30 mA	100 μA
μPD27C512D-25	250 ns	30 mA	100 μA

### Absolute Maximum Ratings

Operating temperature, $T_{OPR}$	-10 to +80 °C
Storage temperature, $T_{STG}$	-65 to +125 °C
Output voltage, $V_O$	-0.6 to +7 V
Input voltage, $V_I$	-0.6 to +7 V
Input voltage, $A_g$	-0.6 to +13.5 V
Supply voltage, $V_{CC}$	-0.6 to +7 V
Supply voltage, $V_{PP}$	-0.6 to +13.5 V

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


### Pin Configuration



### Pin Identification

No.	Symbol	Function
1-10, 21, 23-27	$A_0$ - $A_{15}$	Address inputs
11-13, 15-19	$O_0$ - $O_7$	Data outputs
14	GND	Ground
20	$\overline{CE}$	Chip enable
22	$\overline{OE}/V_{PP}$	Output enable/program voltage
28	$V_{CC}$	Power supply

### Block Diagram



**Mode Selection**

Mode	$\overline{CE}$	$\overline{OE}/V_{PP}$	$V_{CC}$	Outputs
Read	$V_{IL}$	$V_{IL}$	+5 V	$D_{OUT}$
Output disable	$V_{IL}$	$V_{IH}$	+5 V	High-Z
Standby	$V_{IH}$	X	+5 V	High-Z
Program	$V_{IL}$	$V_{PP}$	+6 V	$D_{IN}$
Program verify	$V_{IL}$	$V_{IL}$	+6 V	$D_{OUT}$
Program inhibit	$V_{IH}$	X	+6 V	High-Z

**Note:**

X can be  $V_{IL}$  or  $V_{IH}$ .

**DC Characteristics**

**Read and Standby Modes**

$T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input high voltage	$V_{IH}$	2.0		$V_{CC} + 0.3$	V	
Input low voltage	$V_{IL}$	-0.3		0.8	V	
Output high voltage	$V_{OH1}$	2.4			V	$I_{OH} = -400\ \mu\text{A}$
	$V_{OH2}$	$V_{CC} - 0.7$			V	$I_{OH} = -100\ \mu\text{A}$
Output low voltage	$V_{OL}$			0.45	V	$I_{OL} = 2.1\ \text{mA}$
Output leakage current	$I_{LO}$			10	$\mu\text{A}$	$V_0 = 0$ to $V_{CC}$ , $\overline{OE} = V_{IH}$
Input leakage current	$I_{LI}$			10	$\mu\text{A}$	$V_I = 0$ to $V_{CC}$
$V_{CC}$ current (active)	$I_{CCA1}$			30	$\text{mA}$	$\overline{CE} = V_{IL}$ , $V_I = V_{IH}$
	$I_{CCA2}$			30	$\text{mA}$	$f = 5\ \text{MHz}$ , $I_{OUT} = 0\ \text{mA}$
$V_{CC}$ current (standby)	$I_{CCS1}$			1	$\text{mA}$	$\overline{CE} = V_{IH}$
	$I_{CCS2}$		1	100	$\mu\text{A}$	$\overline{CE} = V_{CC}$ , $V_I = 0$ to $V_{CC}$

**Programming Modes**

$T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{CC} = 6.0\ \text{V} \pm .25\ \text{V}$ ,  $V_{PP} = 12.5\ \text{V} \pm 0.3\ \text{V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input high voltage	$V_{IH}$	2.0		$V_{CC} + 0.3$	V	
Input low voltage	$V_{IL}$	-0.3		0.8	V	
Input leakage current	$I_{LI}$			10	$\mu\text{A}$	$V_I = V_{IL}$ or $V_{IH}$
Output high voltage	$V_{OH}$	2.4			V	$I_{OH} = -400\ \mu\text{A}$
Output low voltage	$V_{OL}$			0.45	V	$I_{OL} = 2.1\ \text{mA}$
$V_{PP}$ current	$I_{PP}$			30	$\text{mA}$	$\overline{CE} = V_{IL}$ , $\overline{OE}/V_{PP} = V_{IH}$
$V_{CC}$ current	$I_{CC}$			30	$\text{mA}$	

### AC Characteristics

#### Read and Standby Modes

$T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD27C512-15		μPD27C512-20		μPD27C512-25			
		Min	Max	Min	Max	Min	Max		
Address to output delay	$t_{ACC}$		150		200		250	ns	$\overline{CE} = \overline{OE}/V_{PP} = V_{IL}$
$\overline{CE}$ to output delay	$t_{CE}$		150		200		250	ns	$\overline{OE}/V_{PP} = V_{IL}$
$\overline{OE}/V_{PP}$ to output delay	$t_{OE}$		75		75		100	ns	$\overline{CE} = V_{IL}$
$\overline{OE}/V_{PP}$ high to output float	$t_{DF}$	0	60	0	60	0	85	ns	$\overline{CE} = V_{IL}$
Output hold from address, $\overline{CE}$ , or $\overline{OE}$ , whichever transition occurs first	$t_{OH}$	0		0		0		ns	$\overline{CE} = \overline{OE}/V_{PP} = V_{IL}$

#### Note:

- (1) Output load: see figure 1. Input rise and fall times  $\leq 20$  ns. Input pulse levels: 0.45 V and 2.4 V. Timing measurement reference levels: Inputs = 0.8 V and 2.0 V  
Outputs = 0.8 V and 2.0 V

### Programming Modes


$T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{CC} = 6.0\text{ V} \pm .25\text{ V}$ ,  $V_{PP} = 12.5\text{ V} \pm 0.3\text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Address setup time	$t_{AS}$	2			$\mu\text{s}$	
$\overline{OE}$ setup time	$t_{OES}$	2			$\mu\text{s}$	
Data setup time	$t_{DS}$	2			$\mu\text{s}$	
Address hold time	$t_{AH}$	2			$\mu\text{s}$	
Data hold time	$t_{DH}$	2			$\mu\text{s}$	
$\overline{CE}$ to output float time	$t_{DF}$	0		130	ns	
$V_{CC}$ setup time	$t_{VCS}$	2			$\mu\text{s}$	
Initial program pulse width	$t_{PW}$	0.95	1.0	1.05	ms	
Overprogram pulse width	$t_{OPW}$	2.85		78.75	ms	
$\overline{CE}$ to output delay	$t_{DV}$			1	$\mu\text{s}$	$\overline{OE}/V_{PP} = V_{IL}$
$\overline{OE}/V_{PP}$ hold time	$t_{OEH}$	2			$\mu\text{s}$	(Note 1)
$\overline{OE}/V_{PP}$ recovery time	$t_{VR}$	2			$\mu\text{s}$	(Note 1)
$\overline{OE}/V_{PP}$ rise time	$t_{PRT}$	50			ns	

#### Note:


- (1)  $t_{OEH} + t_{VR} \geq 50\ \mu\text{s}$

Figure 1. Loading Conditions Test Circuit




**Timing Waveforms**

**Read Mode**



**Programming Mode**



## Programming Operation

### High-speed Programming Mode

Begin programming by erasing all data; this places all bits in the high level (1) state. Enter data by programming a low level (0) TTL signal into the chosen bit location.

Address the first location and apply valid data at the 8 output pins. Raise  $V_{CC}$  to  $+6\text{ V} \pm .25\text{ V}$ ; then raise  $\overline{OE}/V_{PP}$  to  $+12.5\text{ V} \pm 0.3\text{ V}$ . Apply a 1 ms ( $\pm 5\%$ ) program pulse to CE as shown in the programming mode timing waveform. The bit is verified and the program/no-program decision is made. If the bit is not programmed, apply another 1 ms pulse to  $\overline{CE}$  up to a maximum of 25 times. If the bit is programmed within 25 tries, apply an additional overprogram pulse of (3 x number of tries) ms and input the next address. If the bit is not programmed in 25 tries, reject the device as a program failure.

### Programming Inhibit Mode

Use the programming inhibit mode to program multiple μPD27C512s connected in parallel. All like inputs (except  $\overline{CE}$ , but including  $\overline{OE}/V_{PP}$ ) may be common. Program individual devices by applying a low level (0) TTL pulse to the  $\overline{CE}$  input of the μPD27C512 to be programmed. Applying a high level (1) to the  $\overline{CE}$  input of the other devices prevents them from being programmed.

### Program Verify Mode

Perform verification on the programmed bits to determine that the data was correctly programmed. The program verification can be performed with  $\overline{CE}$  and  $\overline{OE}/V_{PP}$  at low levels (0).

### Erasure

Erase data on the μPD27C512 by exposing it to light with a wavelength shorter than 400 nm. Exposure to direct sunlight or fluorescent light could also erase the data. Consequently, mask the window to prevent unintentional erasure by ultraviolet rays.

Data is typically erased by 254 nm ultraviolet rays. A lighting level of 15 W-sec/cm<sup>2</sup> (min) is required to completely erase written data (ultraviolet ray intensity x exposure time).

An ultraviolet lamp rated at 12,000 μW/cm<sup>2</sup> takes approximately 15 to 20 minutes to complete erasure. Place the μPD27C512 within 2.5 cm of the lamp tubes. Remove any filter on the lamp.



## PRELIMINARY INFORMATION

### Description

The μPD27C1024 is a 1,048,576-bit ultraviolet erasable and electrically programmable ROM using an advanced CMOS process that produces a substantial power saving. The device is organized as 64K words by 16 bits and operates from a single +5 V ± 10% power supply. All inputs and outputs are TTL-compatible. The device is available in a 40-pin cerdip package with a quartz window.


### Features

- 64K x 16-bit organization
- Ultraviolet erasable and electrically programmable
- Very high speed programming mode
- Low power dissipation:
  - 50 mA max (active)
  - 100 μA max (standby)
- TTL-compatible inputs and outputs
- Single +5 V ± 10% power supply
- Three-state outputs
- Advanced CMOS technology
- 40-pin DIP

### Performance Ranges

Device	Access Time	Power Supply (max)	
		Active	Standby
μPD27C1024D-15	150 ns	50 mA	100 μA
μPD27C1024D-20	200 ns	50 mA	100 μA
μPD27C1024D-25	250 ns	50 mA	100 μA

### Pin Configuration




### Pin Identification

No.	Symbol	Function
1	V <sub>PP</sub>	Program voltage
2	CE	Chip enable
3-10, 12-19	O <sub>0</sub> -O <sub>15</sub>	Data outputs
11, 30	GND	Ground
20	OE	Output enable
21-29, 31-37	A <sub>0</sub> -A <sub>15</sub>	Address inputs
38	NC	No connection
39	PGM	Program
40	V <sub>CC</sub>	Power supply



**Block Diagram**



**Absolute Maximum Ratings**

Operating temperature, $T_{OPR}$	-10 to +80 °C
Storage temperature, $T_{STG}$	-65 to +125 °C
Output voltage, $V_O$	-0.6 to +7 V
Input voltage, $V_I$	-0.6 to +7 V
Input voltage, $A_g$	-0.6 to +13.5 V
Supply voltage, $V_{CC}$	-0.6 to +7 V
Supply voltage, $V_{PP}$	-0.6 to +13.5 V

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

$T_A = 25\text{ °C}$ ,  $f = 1\text{ MHz}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_{IN}$		4	6	pF	$V_I = 0\text{ V}$
Output capacitance	$C_{OUT}$		8	12	pF	$V_O = 0\text{ V}$

**Mode Selection**

Mode	CE	OE	PGM	V <sub>PP</sub>	V <sub>CC</sub>	Outputs
Read	$V_{IL}$	$V_{IL}$	$V_{IH}$	+5 V	+5 V	$D_{OUT}$
Output disable	$V_{IL}$	$V_{IH}$	X	+5 V	+5 V	High-Z
Standby	$V_{IH}$	X	X	+5 V	+5 V	High-Z
Program	$V_{IL}$	$V_{IH}$	$V_{IL}$	+12.5 V	+6 V	$D_{IN}$
Program verify	$V_{IL}$	$V_{IL}$	$V_{IH}$	+12.5 V	+6 V	$D_{OUT}$
Program inhibit	$V_{IH}$	X	X	+12.5 V	+6 V	High-Z

**Note:**

X can be  $V_{IL}$  or  $V_{IH}$ .

**DC Characteristics**

**Read and Standby Modes**

$T_A = 0\text{ to }+70\text{ °C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{PP} = V_{CC}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input high voltage	$V_{IH}$	2.0		$V_{CC} + 0.3$	V	
Input low voltage	$V_{IL}$	-0.3		0.8	V	
Output high voltage	$V_{OH1}$	2.4			V	$I_{OH} = -400\text{ }\mu\text{A}$
	$V_{OH2}$	$V_{CC} - 0.7$			V	$I_{OH} = -100\text{ }\mu\text{A}$
Output low voltage	$V_{OL}$			0.45	V	$I_{OL} = 2.1\text{ mA}$
Output leakage current	$I_{LO}$			10	$\mu\text{A}$	$V_O = 0\text{ to }V_{CC}$ , $\overline{OE} = V_{IH}$
Input leakage current	$I_{LI}$			10	$\mu\text{A}$	$V_I = 0\text{ to }V_{CC}$
V <sub>PP</sub> current	$I_{PP}$		1	100	$\mu\text{A}$	$V_{PP} = V_{CC}$
V <sub>CC</sub> current (active)	$I_{CCA1}$			30	mA	$\overline{CE} = V_{IL}$ , $V_I = V_{IH}$
	$I_{CCA2}$			50	mA	$f = 5\text{ MHz}$ , $I_{OUT} = 0\text{ mA}$
V <sub>CC</sub> current (standby)	$I_{CCS1}$			1	mA	$\overline{CE} = V_{IH}$
	$I_{CCS2}$		1	100	$\mu\text{A}$	$\overline{CE} = V_{CC}$ , $V_I = 0\text{ to }V_{CC}$

## DC Characteristics (cont)

### Programming Modes

$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ ,  $V_{CC} = 6.0\text{ V} \pm .25\text{ V}$ ,  $V_{PP} = 12.5\text{ V} \pm 0.3\text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input high voltage	$V_{IH}$	2.0		$V_{CC} + 0.3$	V	
Input low voltage	$V_{IL}$	-0.3		0.8	V	
Input leakage current	$I_{LI}$			10	μA	$V_I = V_{IL}$ or $V_{IH}$
Output high voltage	$V_{OH}$	2.4			V	$I_{OH} = -400\text{ μA}$
Output low voltage	$V_{OL}$			0.45	V	$I_{OL} = 2.1\text{ mA}$
$V_{PP}$ current	$I_{PP}$			100	μA	$\overline{CE} = \overline{PGM} = V_{IL}$
$V_{CC}$ current	$I_{CC}$			30	mA	

## AC Characteristics

### Read and Standby Modes

$T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{PP} = V_{CC}$

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD27C1024-15		μPD27C1024-20		μPD27C1024-25			
		Min	Max	Min	Max	Min	Max		
Address to output delay	$t_{ACC}$		150		200		250	ns	$\overline{CE} = \overline{OE} = V_{IL}$
$\overline{CE}$ to output delay	$t_{CE}$		150		200		250	ns	$\overline{OE} = V_{IL}$
$\overline{OE}$ to output delay	$t_{OE}$		75		75		100	ns	$\overline{CE} = V_{IL}$
$\overline{OE}$ high to output float	$t_{DF}$	0	60	0	60	0	85	ns	$\overline{CE} = V_{IL}$
Output hold from address, $\overline{CE}$ , or $\overline{OE}$ , whichever transition occurs first	$t_{OH}$	0		0		0		ns	$\overline{CE} = \overline{OE} = V_{IL}$

#### Note:


- (1) Output load: see figure 1. Input rise and fall times  $\leq 20$  ns. Input pulse levels: 0.45 V and 2.4 V. Timing measurement reference levels: Inputs = 0.8 V and 2.0 V  
Outputs = 0.8 V and 2.0 V

### Programming Modes

$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ ,  $V_{CC} = 6.0\text{ V} \pm .25\text{ V}$ ,  $V_{PP} = 12.5\text{ V} \pm 0.3\text{ V}$


Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Address setup time	$t_{AS}$	2			μs	
$\overline{OE}$ setup time	$t_{OES}$	2			μs	
Data setup time	$t_{DS}$	2			μs	
Address hold time	$t_{AH}$	2			μs	
Data hold time	$t_{DH}$	2			μs	
$\overline{OE}$ to output float time	$t_{DF}$	0		130	ns	
$V_{PP}$ setup time	$t_{VPS}$	2			μs	
$V_{CC}$ setup time	$t_{VCS}$	2			μs	
Initial program pulse width	$t_{PW}$	.095	0.1	0.105	ms	
Overprogram pulse width	$t_{OPW}$	0.38		0.42	ms	
$\overline{CE}$ setup time	$t_{CES}$	2			μs	
$\overline{OE}$ to output delay	$t_{OE}$			150	ns	

**Figure 1. Loading Conditions Test Circuit**




**Timing Waveforms**

**Read Mode**



## Timing Waveforms (cont)

### Programming Mode



## Programming Operation

### Very High-Speed Programming Mode

Begin programming by erasing all data; this places all bits in the high level (1) state. Enter data by programming a low level (0) TTL signal into the chosen bit location.

Address the first location and apply valid data at the 16 output pins. Raise V<sub>CC</sub> to +6 V ± .25 V; then raise V<sub>PP</sub> to +12.5 V ± 0.3 V. Apply a 0.1 ms (± 5%) program pulse to PGM as shown in the programming mode timing waveform. The bit is verified and the program/no-program decision is made. If the bit is not programmed, apply another 0.1 ms pulse to PGM up to a maximum of 10 times. If the bit is programmed within 10 tries, apply an additional overprogram pulse of (0.4 x number of tries) ms. If the bit is not programmed in 10 tries, apply another pulse of 4 ms. If the bit is not programmed at this stage, reject the device as a program failure. If the bit is programmed, input the next address and repeat the programming procedure until all addresses are programmed.

### Programming Inhibit Mode

Use the programming inhibit mode to program multiple μPD27C1024s connected in parallel. All like inputs (except CE or PGM, but including OE) may be common. Program individual devices by applying a low level (0) TTL pulse to the CE input of the μPD27C1024 to be programmed. Applying a high level (1) to the CE or PGM input of the other devices prevents them from being programmed.

### Program Verify Mode

Perform verification on the programmed bits to determine that the data was correctly programmed. The program verification can be performed with CE and OE at low levels (0) and PGM at a high level (1).

**Erasure**

Erase data on the μPD27C1024 by exposing it to light with a wavelength shorter than 400 nm. Exposure to direct sunlight or fluorescent light could also erase the data. Consequently, mask the window to prevent unintentional erasure by ultraviolet rays.

Data is typically erased by 254 nm ultraviolet rays. A lighting level of 15 W-sec/cm<sup>2</sup> (min) is required to completely erase written data (ultraviolet ray intensity x exposure time).

An ultraviolet lamp rated at 12,000 μW/cm<sup>2</sup> takes approximately 15 to 20 minutes to complete erasure. Place the μPD27C1024 within 2.5 cm of the lamp tubes. Remove any filter on the lamp.



## Section 10 — Mask-Programmable ROMs

		Page
$\mu$ PD2364A	8,192 x 8-Bit Mask-Programmable NMOS ROM .....	10-1
$\mu$ PD2364E	8,192 x 8-Bit Mask-Programmable NMOS ROM .....	10-3
$\mu$ PD23128E	16,384 x 8-Bit Mask-Programmable NMOS ROM .....	10-5
$\mu$ PD23C64E	8,192 x 8-Bit Mask-Programmable CMOS ROM .....	10-7
$\mu$ PD23C128E	16,384 x 8-Bit Mask-Programmable CMOS ROM .....	10-11
$\mu$ PD23C256E	32,768 x 8-Bit Mask-Programmable CMOS ROM .....	10-13
$\mu$ PD23C1000	131,072 x 8-Bit Mask-Programmable CMOS ROM .....	10-17
$\mu$ PD23C2000	2,097,152-Bit Mask-Programmable CMOS ROM .....	10-19

### Description

The μPD2364A is a 65,536-bit Read-only Memory utilizing NMOS silicon gate technology. The device is static in operation, organized as 8,192 words by 8 bits and operates from a single +5V ± 10% power supply. The μPD2364A has three-state outputs. All inputs and outputs are fully TTL-compatible. The Output Enable/Chip Enable pin is mask-programmable and can be specified by selecting 1, 0 or don't-care data and standby mode. The μPD2364A is available in a plastic (μPD2364AC) 24-pin DIP. Pinout is compatible with Mostek MK36000®


® = Registered trademark.

### Features


- 8,192-word by 8-bit organization
- I/O TTL-compatible
- Three-state outputs
- Single +5V ± 10% power supply
- Mask-programmable OE/CE
- 24-pin plastic DIP
- 2 performance ranges:

Device	Access Time	Power Supply	
		Active	Standby
μPD2364A	200ns	70mA	15mA
μPD2364A-1	150ns	70mA	15mA

### Block Diagram



### Pin Configuration



### Pin Identification

Pin		
No.	Symbol	Description
1-8, 18-19, 21-23	A <sub>0</sub> -A <sub>12</sub>	Address Inputs
9-11, 13-17	O <sub>0</sub> -O <sub>7</sub>	Three-state Data Outputs
12	GND	Ground
20	OE/CE	Mask-programmable Output Enable/Chip Enable ①
24	V <sub>CC</sub>	+5V ± 10% Power Supply

Note: ① Pin 20 may be mask-programmed as an OE or a CE function. If it is defined as OE, it may be specified as active high (1), active low (0), or don't-care (X). If it is defined as CE, it will be active low (0) and a high (1) for standby mode.



**Absolute Maximum Ratings\***

Supply Voltage, $V_{CC}$	-0.5V to +7V
Input Voltage, $V_I$	-0.5V to +7V
Output Voltage, $V_O$	-0.5V to +7V
Operating Temperature, $T_{OPR}$	-10°C to +70°C
Storage Temperature, $T_{STG}$	-65°C to +150°C

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

$T_A = -10^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5\text{V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Capacitance	$C_I$			10	pF	$f = 1\text{MHz}$
Output Capacitance	$C_O$			15	pF	$f = 1\text{MHz}$

**DC Characteristics**

$T_A = -10^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5\text{V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input High Voltage	$V_{IH}$	+2.0		$V_{CC} + 1.0$	V	
Input Low Voltage	$V_{IL}$	-0.5		+0.8	V	
Output High Voltage	$V_{OH}$	+2.4			V	$I_{OH} = -400\mu\text{A}$
Output Low Voltage	$V_{OL}$			+0.4	V	$I_{OL} = +2.1\text{mA}$
Input Leakage Current High	$I_{LH}$			+10	$\mu\text{A}$	$V_I = V_{CC}$
Input Leakage Current Low	$I_{LL}$			-10	$\mu\text{A}$	$V_I = 0\text{V}$
Output Leakage Current High	$I_{OH}$			+10	$\mu\text{A}$	$V_O = V_{CC}$ (chip deselected)
Output Leakage Current Low	$I_{OL}$			-10	$\mu\text{A}$	$V_O = 0\text{V}$ (chip deselected)
Power Supply Current	$I_{CC2}$		40	70	mA	$\overline{CE} = V_{IL}$
	$I_{CC1}$ ①		8	15	mA	$\overline{CE} = V_{IH}$ (standby mode)

Note: ①  $OE/\overline{CE} = \overline{CE}$ .


**AC Characteristics**

$T_A = -10^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5\text{V} \pm 10\%$

Parameter	Symbol	Limits				Unit	Test Conditions
		Min	Max	Min	Max		
Access Time	$t_{ACC}$		200		150	ns	
Chip Enable Access Time	$t_{CE}$ ①		200		150	ns	Input Voltage: $t_{OH}, t_P = 20\text{ns}$
OE Output On Time	$t_{OE}$ ②	10	100	10	100	ns	Timing Reference
Output Hold Time	$t_{OH}$	0		0		ns	Input and Output = 0.6V and 2.0V
Output Disable Time	$t_{DF}$	0	90	0	90	ns	Load = 1 TTL + 100pF

Notes: ①  $OE/\overline{CE} = \overline{CE}$   
 ②  $OE/\overline{CE} = OE$ .

**Timing Waveform**



#### Description


The μPD2364E is a 65,536-bit Read-only Memory utilizing NMOS silicon gate technology. The device is static in operation, organized as 8,192 words by 8 bits and operates from a single +5V power supply. The device has three-state outputs and all inputs and outputs are fully TTL-compatible. The chip select pins are mask-programmable and can be specified by selecting 1, 0, and Don't-care data. Pinout is compatible with 2764 EPROMs.

#### Features


- All inputs and outputs are fully TTL-compatible
- Three-state outputs for direct bus compatibility
- Single +5V ± 5% power supply
- Three mask-programmable chip selects
- 2 performance ranges:

Device	Access Time	Power Supply	
		Active	Standby
μPD2364E	250ns	80mA	20mA
μPD2364E-1	200ns	80mA	20mA

#### Block Diagram



#### Pin Configuration



#### Pin Identification

Pin		
No.	Symbol	Function
1	NC	No Connection.
2-10, 21, 23-25	A <sub>0</sub> -A <sub>12</sub>	Address Inputs.
11-13, 15-19	O <sub>0</sub> -O <sub>7</sub>	Three-state Data Outputs.
14	GND	Ground.
20	CE	Chip Enable.
22, 26-27	OE <sub>1</sub> -OE <sub>3</sub>	Mask-programmable Chip Selects.
28	V <sub>CC</sub>	Single +5V Power Supply.

**Absolute Maximum Ratings\***

Supply Voltage, V <sub>CC</sub>	- 0.5V to +7V
Input Voltage, V <sub>I</sub>	- 0.5V to +7V
Output Voltage, V <sub>O</sub>	- 0.5V to +7V
Operating Temperature, T <sub>OPR</sub>	- 10°C to +70°C
Storage Temperature, T <sub>STG</sub>	- 65°C to +150°C

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

T<sub>A</sub> = - 10°C to + 70°C

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Capacitance	C <sub>i</sub>		10	10	pF	f = 1MHz
Output Capacitance	C <sub>o</sub>		15	15	pF	f = 1MHz

**DC Characteristics**

T<sub>A</sub> = - 10°C to +70°C; V<sub>CC</sub> = +5V ± 5%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input High Voltage	V <sub>IH</sub>	+2.1		V <sub>CC</sub> + 1.0	V	
Input Low Voltage	V <sub>IL</sub>	-0.5		+0.7	V	
Output High Voltage	V <sub>OH</sub>	+2.4			V	I <sub>OH</sub> = -400μA
Output Low Voltage	V <sub>OL</sub>			+0.4	V	I <sub>OL</sub> = +2.1mA
Input Leakage Current High	I <sub>LH</sub>			+10	μA	V <sub>I</sub> = V <sub>CC</sub>
Input Leakage Current Low	I <sub>LL</sub>			-10	μA	V <sub>I</sub> = 0V
Output Leakage Current High	I <sub>LOH</sub>			+10	μA	V <sub>O</sub> = V <sub>CC</sub> , chip deselected
Output Leakage Current Low	I <sub>LOL</sub>			-10	μA	V <sub>O</sub> = 0V, chip deselected
Supply Voltage Current	I <sub>CC1</sub>		45	80	mA	CE = V <sub>IL</sub>
Supply Voltage Current	I <sub>CC2</sub>		12	20	mA	CE = V <sub>IH</sub> , standby mode


**AC Characteristics**

T<sub>A</sub> = - 10°C to +70°C; V<sub>CC</sub> = +5 ± 5%

Parameter	Symbol	Limits						Unit	Test Conditions①
		μPD2364E			μPD2364E-1				
Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Access Time	t <sub>ACC</sub>		250				200		ns
Chip Enable Access Time	t <sub>CE</sub>		250				200		ns
OE <sub>1</sub> to OE <sub>2</sub> Output On Time	t <sub>OE</sub>	10		110	10			100	ns
Output Hold Time	t <sub>OH</sub>	0		0					ns
Output Disable Time	t <sub>DF</sub>	0		100	0			90	ns

Notes: ① Input rise and fall times (t<sub>r</sub>, t<sub>f</sub>): 20ns  
Timing reference levels: Input and Output voltages = 0.8V and 2.0V  
Load = 1 TTL + 100 pF

**Timing Waveform**



**Definitions**

**Access Time, t<sub>ACC</sub>**

Access time is the maximum time between the application of a valid address and the corresponding valid data out.

**Output Hold Delay, t<sub>OH</sub>**

Output hold delay is the minimum time after an address change that the previous data remains valid.

**Chip Enable Access Time, t<sub>CE</sub>**

The maximum time between application of a valid chip enable input and the corresponding valid outputs.

**Output Enable Time, t<sub>OE</sub>**

Output enable time is the maximum delay between chip selects becoming true and output data becoming valid.

**Output Disable Time, t<sub>DF</sub>**

Output disable time is the delay between chip selects or chip enable becoming false and output stages going to the high impedance state. t<sub>DF</sub> is specified as CE or OE, whichever comes first.

**Custom Programming Instructions**

**Bit pattern submittal options**

The customer's unique bit pattern can be submitted in several convenient methods that are easy for the ROM customer, and readily verifiable for accuracy. The bit pattern can be delivered to NEC contained within:

1. One programmed 2764 EPROM
2. Two programmed 2732 EPROMs

**Bit pattern verification**

For customer verification of the submitted bit pattern, several alternatives are also available. The following are those found to be most expeditious.

Customer Pattern Submitted Via	Verification Routine
1. One programmed 2764 EPROM	Customer sends NEC one additional erased 2764. NEC programs the spare 2764 with the data from the programmed 2764, and returns it to the customer for verification.
2. Two programmed 2732 EPROMs	Customer sends NEC two additional erased 2732s. NEC programs the spare 2732s with the data from the programmed EPROMs and returns them to the customer for verification.


### Description

The μPD23128E is a fully static 131,072-bit Read-only Memory, utilizing MOS N-channel silicon gate technology. The device is organized as 16,384 words by 8 bits and operates from a single +5V power supply. All inputs and outputs are fully TTL-compatible. The device has two programmable output enables that allow memory expansion without the use of external logic. Programming is accomplished during the fabrication process. Pinout is compatible with 27128 EPROMs.


### Features

- Fast access time: 250ns max
- All inputs and outputs fully TTL-compatible
- Three-state outputs for direct bus compatibility
- Single +5V ± 10% power supply
- Fully static operation
- Two programmable output enables for memory expansion
- Low-power standby mode

### Block Diagram



### Pin Configuration



### Pin Identification

Pin		Function
No.	Symbol	
1	NC	No Connection.
2-10, 21, 23-26	A <sub>0</sub> -A <sub>13</sub>	Address Inputs.
11-13, 15-19	O <sub>0</sub> -O <sub>7</sub>	Three-state Data Outputs.
14	GND	Ground.
20	CE	Chip Enable.
22, 27	OE <sub>1</sub> , OE <sub>2</sub>	Output Enables.
28	V <sub>CC</sub>	Single +5V Power Supply.

**Absolute Maximum Ratings\***

Supply Voltage, $V_{CC}$	-0.5V to +7V
Input Voltage, $V_I$	-0.5V to +7V
Output Voltage, $V_O$	-0.5V to +7V
Operating Temperature, $T_{OPT}$	-10°C to +70°C
Storage Temperature, $T_{STG}$	-65°C to +150°C

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**DC Characteristics**

$T_A = -10^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5\text{V} \pm 10\%$


Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input High Voltage	$V_{IH}$	+2.0		$V_{CC} + 1.0$	V	
Input Low Voltage	$V_{IL}$	-0.5		+0.7	V	
Output High Voltage	$V_{OH}$	+2.4			V	$I_{OH} = -400\mu\text{A}$
Output Low Voltage	$V_{OL}$			+0.4	V	$I_{OL} = +3.2\text{mA}$
Input Leakage High Current	$I_{LH}$			+10	$\mu\text{A}$	$V_I = V_{CC}$
Input Leakage Low Current	$I_{LL}$			-10	$\mu\text{A}$	$V_I = 0\text{V}$
Output Leakage High Current	$I_{LH}$			+10	$\mu\text{A}$	$V_O = V_{CC}$ , Chip deselected
Output Leakage Low Current	$I_{LL}$			-10	$\mu\text{A}$	$V_O = 0\text{V}$ , Chip deselected
Power Supply Current	$I_{CC1}$		50	90	mA	$\overline{CE} = V_{IL}$
	$I_{CC2}$		13	25	mA	$\overline{CE} = V_{IH}$ , Standby mode

**AC Characteristics**

$T_A = -10^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5\text{V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Address to Output Access Time	$t_{ACC}$			250	ns	
Chip Enable Access Time	$t_{CE}$			250	ns	
Output Enable Access Time	$t_{OE}$	10		100	ns	
Output Hold Time	$t_{OH}$	0			ns	
Output Disable Time	$t_{DF}$	0		100	ns	

**Timing Waveform**



**Definitions**

**Access Time,  $t_{ACC}$**

Access time is the maximum time between the application of a valid address and the corresponding valid data out.

**Chip Enable Access Time,  $t_{CE}$**

The minimum time between application of a valid chip enable input and the corresponding valid outputs.

**Output Enable Access Time,  $t_{OE}$**

The minimum time between application of valid output enable inputs and the corresponding valid outputs.

**Output Hold Time,  $t_{OH}$**

Output hold time is the minimum time after an address change that the previous data remains valid.

**Output Disable Time,  $t_{DF}$**

Output disable time is the delay between chip selects becoming false and output stages going to the high impedance state.

#### Description


The μPD23C64E is a 65,536-bit Read-only Memory utilizing CMOS silicon gate technology. The device is static in operation, organized as 8,192 words by 8 bits and has three-state outputs. All inputs and outputs are fully TTL-compatible. The output enable pins are mask-programmable and can be specified by selecting 1, 0, or don't-care data (see Table 1). The μPD23C64E is packaged in a plastic (μPD23C64EC) 28-pin DIP. Pinout is compatible with μPD2764 EPROMs.

#### Features


- 8,192-word x 8-bit organization
- I/O TTL-compatible
- Three-state outputs
- Single +2.5V to +6.0V power supply
- CMOS process technology
- Fully static operation
- Pinout compatible with μPD2764 EPROMs
- Plastic 28-pin DIP available
- 2 performance ranges:

Device	Access Time	Power Supply	
		Active	Standby
μPD23C64E	200ns	25mA	30μA
μPD23C64E-1	150ns	30mA	30μA

#### Block Diagram



#### Pin Configuration



#### Pin Identification

Pin		Description
No.	Symbol	
1	NC	No Connection
2-10, 21, 23-25	A <sub>0</sub> -A <sub>12</sub>	Address Inputs
11-13, 15-19	O <sub>0</sub> -O <sub>7</sub>	Data Outputs
14	GND	Ground
20	CE	Chip Enable
22, 26-27	OE <sub>1</sub> -OE <sub>3</sub>	Output Enables ①
28	V <sub>CC</sub>	Single +2.5V to +6.0V power supply

Note: ① The active levels of OE<sub>1</sub>, OE<sub>2</sub> and OE<sub>3</sub> input can be specified by the values given in Table 1.

Table 1. OE<sub>1</sub>-OE<sub>3</sub> Active Level Specifications

OE <sub>1</sub>	OE <sub>2</sub>	OE <sub>3</sub>
0	0	0
1	0	0
0	1	0
1	1	0
0	0	1
1	0	1
0	1	1
1	1	1
X	X	X

Note: ① X = Don't-care.

**Absolute Maximum Ratings\***

Supply Voltage, $V_{CC}$	-0.3V to +7V
Input Voltage, $V_I$	-0.3V to $V_{CC} + 0.3V$
Output Voltage, $V_O$	-0.3V to $V_{CC} + 0.3V$
Operating Temperature, $T_{OPR}$	-10°C to +70°C
Storage Temperature, $T_{STG}$	-65°C to +150°C

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

$T_A = -10^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +2.5\text{V to } 6.0\text{V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Capacitance	$C_i$		10		pF	$f = 1\text{MHz}$
Output Capacitance	$C_o$		15		pF	$f = 1\text{MHz}$

**DC Characteristics**

$T_A = -10^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5.0\text{V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input High Voltage	$V_{IH}$	2.1		$V_{CC} + 0.3$		
Input Low Voltage	$V_{IL}$	-0.3		0.8	V	
Output High Voltage	$V_{OH}$	2.4			V	$I_{OH} = -400\mu\text{A}$
Output Low Voltage	$V_{OL}$		0.4		V	$I_{OL} = +3.2\text{mA}$
Input Leakage Current High	$I_{LH}$		10		$\mu\text{A}$	$V_I = V_{CC}$
Input Leakage Current Low	$I_{LL}$		-10		$\mu\text{A}$	$V_I = 0\text{V}$
Output Leakage Current High	$I_{LOH}$		10		$\mu\text{A}$	$V_O = V_{CC}$ (chip deselected)
Output Leakage Current Low	$I_{LOL}$		-10		$\mu\text{A}$	$V_O = 0\text{V}$ (chip deselected)
Power Supply Current	$I_{CC1}$	13	25		mA	$\overline{CE} = V_{IL}$ 23C64E
		16	30		mA	23C64E-1
Power Supply Current	$I_{CC2}$	0.2	1.5		mA	$\overline{CE} = V_{IH}$ (standby mode)
		0.2	30		$\mu\text{A}$	$\overline{CE} = V_{CC} - 0.2\text{V}$ (standby mode)

**DC Characteristics (Cont.)**

$T_A = -10^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +2.5\text{V to } 6.0\text{V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input High Voltage	$V_{IH}$	$0.7 \times V_{CC}$		$V_{CC} + 0.3$	V	
Input Low Voltage	$V_{IL}$	-0.3		$0.18 \times V_{CC}$	V	
Output High Voltage	$V_{OH}$	$0.75 \times V_{CC}$			V	$I_{OH} = -400\mu\text{A}$
Output Low Voltage	$V_{OL}$		0.45		V	$I_{OL} = +400\mu\text{A}$
Input Leakage Current High	$I_{LH}$		10		$\mu\text{A}$	$V_I = V_{CC}$
Input Leakage Current Low	$I_{LL}$		-10		$\mu\text{A}$	$V_I = 0\text{V}$
Output Leakage Current High	$I_{LOH}$		10		$\mu\text{A}$	$V_O = V_{CC}$ (chip deselected)
Output Leakage Current Low	$I_{LOL}$		-10		$\mu\text{A}$	$V_O = 0\text{V}$ (chip deselected)
Power Supply Current	$I_{CC1}$	3	10		mA	$V_{CC} = +3.0\text{V} \pm 10\%$ 23C64E
		7	18		mA	$V_{CC} = +5.0\text{V} \pm 10\%$
		3.5	10		mA	$V_{CC} = +3.0\text{V} \pm 10\%$ 23C64E-1
Power Supply Current	$I_{CC3}$	8	20		mA	$V_{CC} = +5.0\text{V} \pm 10\%$
		0.1	30		$\mu\text{A}$	$V_{CC} = +3.0\text{V} \pm 10\%$ $\overline{CE} = V_{CC} - 0.2\text{V}$ (standby mode)
		0.2	30		$\mu\text{A}$	$V_{CC} = +5.0\text{V} \pm 10\%$

**AC Characteristics**

$T_A = -10^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5.0\text{V} \pm 10\%$

Parameter	Symbol	Limits						Unit	Test Conditions ①
		23C64E			23C64E-1				
		Min	Typ	Max	Min	Typ	Max		
Access Time	$t_{ACC}$		200			150		ns	
Chip Enable Access Time	$t_{CE}$		200			150		ns	
Output Enable Access Time	$t_{OE}$	10		100	10		100	ns	
Output Hold Time	$t_{OH}$	0			0			ns	
Output Disable Time	$t_{DF}$	0		90	0		90	ns	

Note: ① Input voltage,  $t_R, t_F = 20\text{ns}$ ;  
Input and output timing reference levels = 0.8V and 2.0V;  
Load = 1 TTL + 100pF.


**AC Characteristics (Cont.)**

$T_A = -10^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +2.5\text{V to } 6.0\text{V}$

Parameter	Symbol	Limits						Unit	Test Conditions ①
		23C64E			23C64E-1				
		Min	Typ	Max	Min	Typ	Max		
Access Time	$t_{ACC}$			600			450	ns	
Chip Enable Access Time	$t_{CE}$			600			450	ns	
Output Enable Access Time	$t_{OE}$				300		300	ns	
Output Hold Time	$t_{OH}$	0			0			ns	
Output Disable Time	$t_{DF}$	0		250	0		250	ns	

Note: ① Input and output voltage timing reference levels =  $0.18V_{CC}$  and  $0.7V_{CC}$ ;  
Load = 150pF.

## Timing Waveform



## Definitions

### Access Time, $t_{ACC}$

Access time is the maximum time between the application of a valid address and the corresponding valid data out.

### Chip Enable Access Time, $t_{CE}$

The minimum time between application of a valid chip enable input and the corresponding valid outputs.

### Output Enable Access Time, $t_{OE}$

The minimum time between application of a valid output enable input and the corresponding valid outputs.

### Output Hold Delay, $t_{OH}$

Output hold delay is the minimum time after an address change that the previous data remains valid.

### Output Disable Time, $t_{DF}$

Output disable time is the delay between chip selects becoming false and output stages going to the high impedance state.





### Description


The μPD23C128E is a 131,072-bit Read-only Memory utilizing CMOS silicon gate technology. The device is static in operation, organized as 16,384 words by 8 bits, and has three-state outputs. All inputs and outputs are fully TTL-compatible. The output enable pins are mask-programmable and can be specified by selecting 1, 0, or Don't-care data (see Table 1). The μPD23C128E is packaged in a plastic (μPD23C128EC) 28-pin DIP. Pinout is compatible with μPD27128 EPROMs.

### Features


- 16,384-word × 8-bit organization
- I/O TTL-compatible
- Three-state outputs
- Single +2.5V to +6.0V power supply
- Plastic 28-pin DIP
- 2 performance ranges:

Device	Access Time	Power Supply	
		Active	Standby
μPD23C128E	200ns	25mA	30μA
μPD23C128E-1	150ns	30mA	30μA

### Block Diagram



### Pin Configuration



### Pin Identification

Pin		
No.	Symbol	Description
1	NC	No Connection
2-10, 21, 23-26	A <sub>0</sub> -A <sub>13</sub>	Address Inputs
11-13, 15-19	O <sub>0</sub> -O <sub>7</sub>	Data Outputs
14	GND	Ground
20	CE	Chip Enable
22, 27	OE <sub>2</sub> , OE <sub>1</sub> ①	Output Enables
28	V <sub>DD</sub>	+2.5V to +6.0V Power Supply

Note: ① Active level inputs are specified in Table 1.

Table 1. OE Input Active Level Specifications

OE <sub>1</sub>	OE <sub>2</sub>
0	0
1	0
0	1
1	1
x	x

Note: x = Don't care.

### Absolute Maximum Ratings\*

Operating Temperature, T <sub>OPR</sub>	-10°C to +70°C
Storage Temperature, T <sub>STG</sub>	-65°C to +150°C
Supply Voltage, V <sub>DD</sub>	-0.3V to +7V
Input Voltage, V <sub>I</sub>	-0.3V to V <sub>DD</sub> + 0.3V
Output Voltage, V <sub>O</sub>	-0.3V to V <sub>DD</sub> + 0.3V

\* COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

$T_A = -10^{\circ}\text{C to } +70^{\circ}\text{C}; V_{CC} = +2.5\text{V to } +6.0\text{V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Capacitance	$C_i$			10	pF	$f = 1\text{MHz}$
Output Capacitance	$C_o$			15	pF	$f = 1\text{MHz}$

**DC Characteristics**

$T_A = -10^{\circ}\text{C to } +70^{\circ}\text{C}; V_{DD} = +5.0\text{V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input High Voltage	$V_{IH}$	2.2		$V_{DD} + 0.3$		
Input Low Voltage	$V_{IL}$	-0.3		0.8	V	
Output High Voltage	$V_{OH}$	2.4		V	$I_{OH} = -400\mu\text{A}$	
Output Low Voltage	$V_{OL}$		0.4	V	$I_{OL} = +3.2\text{mA}$	
Input Leakage Current High	$I_{LH}$		10	$\mu\text{A}$	$V_i = V_{DD}$	
Input Leakage Current Low	$I_{LL}$		-10	$\mu\text{A}$	$V_i = 0\text{V}$	
Output Leakage Current High	$I_{OH}$		10	$\mu\text{A}$	$V_o = V_{DD}$ (Chip deselected)	
Output Leakage Current Low	$I_{OL}$		-10	$\mu\text{A}$	$V_o = 0\text{V}$ (Chip deselected)	
Power Supply Current	$I_{DD1}$		13	25	$\text{mA}$	$\overline{CE} = V_{IL}$ μPD23C128E
			16	30	$\text{mA}$	μPD23C128E-1
		$I_{DD2}$	0.2	1.5	$\text{mA}$	$\overline{CE} = V_{IH}$ (Standby mode)
$I_{DD3}$		0.2	30	$\mu\text{A}$	$\overline{CE} = V_{DD} - 0.2\text{V}$ (Standby mode)	

$T_A = -10^{\circ}\text{C to } +70^{\circ}\text{C}; V_{DD} = +2.5\text{V to } +6.0\text{V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input High Voltage	$V_{IH}$	0.7		$V_{DD} + 0.3$	V	
Input Low Voltage	$V_{IL}$	-0.3		0.18	$\times V_{DD}$ V	
Output High Voltage	$V_{OH}$	0.75		V	$I_{OH} = -400\mu\text{A}$	
Output Low Voltage	$V_{OL}$		0.45	V	$I_{OL} = +400\mu\text{A}$	
Input Leakage Current High	$I_{LH}$		10	$\mu\text{A}$	$V_i = V_{DD}$	
Input Leakage Current Low	$I_{LL}$		-10	$\mu\text{A}$	$V_i = 0\text{V}$	
Output Leakage Current High	$I_{OH}$		10	$\mu\text{A}$	$V_o = V_{DD}$ (Chip deselected)	
Output Leakage Current Low	$I_{OL}$		-10	$\mu\text{A}$	$V_o = 0\text{V}$ (Chip deselected)	
Power Supply Current	$I_{DD1}$		3	10	$\text{mA}$	$V_{DD} = +3.0\text{V} \pm 10\%$ μPD23C128E
			7	18	$\text{mA}$	$V_{DD} = +5.0\text{V} \pm 10\%$
			3.5	10	$\text{mA}$	$V_{DD} = +3.0\text{V} \pm 10\%$ μPD23C128E-1
			8	20	$\text{mA}$	$V_{DD} = +5.0\text{V} \pm 10\%$
$I_{DD3}$		0.1	30	$\mu\text{A}$	$V_{DD} = +3.0\text{V} \pm 10\%$ $\overline{CE} = V_{DD} - 0.2\text{V}$	
		0.2	30	$\mu\text{A}$	$V_{DD} = +5.0\text{V} \pm 10\%$ (Standby mode)	

**AC Characteristics**

$T_A = -10^{\circ}\text{C to } +70^{\circ}\text{C}; V_{DD} = +5.0\text{V} \pm 10\%$

Parameter	Symbol	Limits						Test Conditions
		23C128E			23C128E-1			
Min	Typ	Max	Min	Typ	Max	Unit	①	
Access Time	$t_{ACC}$			200		150	ns	
Chip Enable Access Time	$t_{CE}$			200		150	ns	
Output On Time	$t_{OE, OE_2}$	10		100	10	100	ns	
Output Hold Time	$t_{OH}$	0		0		0	ns	
Output Disable Time	$t_{OF}$	0		90	0	90	ns	

Note: ① Input voltage,  $t_{r}, t_f = 20\text{ns}$ ;  
Input and output timing reference levels = 0.8V and 2.0V;  
Output load = 1 TTL + 100pF.


**AC Characteristics (Cont.)**

$T_A = -10^{\circ}\text{C to } +70^{\circ}\text{C}; V_{DD} = +2.5\text{V to } +6.0\text{V}$

Parameter	Symbol	Limits						Test Conditions
		23C128E			23C128E-1			
Min	Typ	Max	Min	Typ	Max	Unit	①	
Access Time	$t_{ACC}$			600		450	ns	
Chip Enable Access Time	$t_{CE}$			600		450	ns	
Output On Time	$t_{OE}$			300		300	ns	
Output Hold Time	$t_{OH}$	0		0		0	ns	
Output Disable Time	$t_{OF}$	0		250	0	250	ns	

Note: ① Input and output timing reference levels = 0.18V<sub>DD</sub> and 0.7V<sub>DD</sub>;  
Output load = 150pF.

**Timing Waveform**



### Description


The μPD23C256E is a 262,144-bit Read-only Memory utilizing CMOS silicon gate technology. The device is static in operation, organized as 32,768 words by 8 bits, and has three-state outputs. All inputs and outputs are fully TTL-compatible. The Output Enable pin is mask-programmable and can be specified by selecting 1, 0, or don't-care data. The μPD23C256E is packaged in a 28-pin plastic (μPD23C256EC) DIP and a 28-pin miniflat package (μPD23C256EG). Pinout is compatible with μPD27256 EPROMs.

### Features


- 32,768-word by 8-bit organization
- I/O TTL-compatible
- Three-state output
- Single +2.5V to +6.0V power supply
- Available in plastic DIP and miniflat packages
- Low power consumption
  - Active: 40mA max
  - Standby: 30μA max
- 2 performance ranges:

Device	Access Time	Power Supply	
		Active	Standby
μPD23C256E	200ns	25mA	30μA
μPD23C256E-1	150ns	30mA	30μA

### Block Diagram



### Pin Configuration



### Pin Identification

Pin		
No.	Symbol	Description
1	NC	No Connection
2-10, 21, 23-27	A <sub>0</sub> -A <sub>14</sub>	Address Inputs
11-13, 15-19	O <sub>0</sub> -O <sub>7</sub>	Data Outputs
14	GND	Ground
20	CE	Chip Enable
22	OE	Output Enable ①
28	V <sub>CC</sub>	Single +2.5V to +6.0V Power Supply

Note: ① The active level of the OE input is specified by 0, 1, or x where x equals don't-care data.

**Absolute Maximum Ratings\***

Supply Voltage, $V_{CC}$	-0.3V to +7V
Input Voltage, $V_I$	-0.3V to $V_{CC} + 0.3V$
Output Voltage, $V_O$	-0.3V to $V_{CC} + 0.3V$
Operating Temperature, $T_{OPR}$	-10°C to +70°C
Storage Temperature, $T_{STG}$	-65°C to +150°C

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

$T_A = -10^\circ\text{C to } +70^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Capacitance	$C_i$		10		pF	$f = 1\text{MHz}$
Output Capacitance	$C_o$		15		pF	$f = 1\text{MHz}$

**DC Characteristics**

$T_A = -10^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5.0V \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input High Voltage	$V_{IH}$	2.2		$V_{CC} + 0.3$	V	
Input Low Voltage	$V_{IL}$	-0.3		0.8	V	
Output High Voltage	$V_{OH}$	2.4			V	$I_{OH} = -400\mu\text{A}$
Output Low Voltage	$V_{OL}$		0.4		V	$I_{OL} = +3.2\text{mA}$
Input Leakage Current High	$I_{LH}$		10		$\mu\text{A}$	$V_I = V_{CC}$
Input Leakage Current Low	$I_{LL}$		-10		$\mu\text{A}$	$V_I = 0V$
Output Leakage Current High	$I_{LH}$		10		$\mu\text{A}$	$V_O = V_{CC}$ (Chip deselected)
Output Leakage Current Low	$I_{LL}$		-10		$\mu\text{A}$	$V_O = 0V$ (Chip deselected)
Power Supply Current	$I_{CC1}$		14	25	mA	$CE = V_{IL}$ μPD23C256E
			17	30	mA	$CE = V_{IL}$ μPD23C256E-1
			0.2	1.5	mA	$CE = V_{IH}$ (Standby mode)
$I_{CC2}$		0.2			mA	$CE = V_{CC} - 0.2V$ (Standby mode)
	$I_{CC3}$		0.2	30	$\mu\text{A}$	

**DC Characteristics (Cont.)**

$T_A = -10^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +2.5V \text{ to } +6.0V$

Parameter	Symbol	Limits			Unit	Test Conditions	
		Min	Typ	Max			
Input High Voltage	$V_{IH}$	$0.7 \times V_{CC}$		$V_{CC} + 0.3V$	V		
Input Low Voltage	$V_{IL}$	-0.3		0.55	V	$V_{CC} = 2.5V \text{ to } 4.5V$ $V_{CC} = 4.5V \text{ to } 6.0V$	
Output High Voltage	$V_{OH}$		$0.75 V_{CC}$		V	$I_{OH} = -400\mu\text{A}$	
Output Low Voltage	$V_{OL}$		0.45		V	$I_{OL} = +400\mu\text{A}$	
Input Leakage Current High	$I_{LH}$		10		$\mu\text{A}$	$V_I = V_{CC}$	
Input Leakage Current Low	$I_{LL}$		-10		$\mu\text{A}$	$V_I = 0V$	
Output Leakage Current High	$I_{LH}$		10		$\mu\text{A}$	$V_O = V_{CC}$ (Chip deselected)	
Output Leakage Current Low	$I_{LL}$		-10		$\mu\text{A}$	$V_O = 0V$ (Chip deselected)	
Power Supply Current	$I_{CC1}$		3	10	mA	$V_{CC} = +3.0V \pm 10\%$	
			6	18	mA	$V_{CC} = +4.5V \pm 10\%$	
			3.5	10	mA	$V_{CC} = +3.0V \pm 10\%$	
			7	20	mA	$V_{CC} = +5.0V \pm 10\%$	
		$I_{CC3}$		0.1	30	$\mu\text{A}$	$V_{CC} = +3.0V \pm 10\%$ $CE = V_{DD} - 0.2V$
				0.2	30	$\mu\text{A}$	$V_{CC} = +5.0V \pm 10\%$ (Standby mode)

**AC Characteristics**

$T_A = -10^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5.0V \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Access Time	$t_{ACC}$		200		ns	①
Chip Enable Access Time	$t_{CE}$		200		ns	
Output Enable Access Time	$t_{OE}$	10	100	10	ns	
Output Hold Time	$t_{OH}$	0		0	ns	
Output Disable Time	$t_{DF}$	0	90	0	ns	②

Notes: ① Input voltage,  $t_p, t_r = 20\text{ns}$ ;  
Input and output timing reference levels = 0.8V and 2.0V;  
Load = 1TTL + 100pF.  
②  $t_{DF}$  is specified from  $\overline{CE}$  or OE, whichever occurs first.


**AC Characteristics (Cont.)**

$T_A = -10^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +2.5V \text{ to } +6.0V$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Access Time	$t_{ACC}$		650		ns	①
Chip Enable Access Time	$t_{CE}$		650		ns	
Output Enable Access Time	$t_{OE}$	300		300	ns	
Output Hold Time	$t_{OH}$	0		0	ns	
Output Disable Time	$t_{DF}$	0	250	0	ns	②

Notes: ① Input and output timing reference levels =  $V_{IL}$  and  $V_{IH}$ ;  
Load = 150pF.  
②  $t_{DF}$  is specified from  $\overline{CE}$  or OE, whichever occurs first.

### Timing Waveform



### Definitions

#### Access Time, $t_{ACC}$

Access time is the maximum time between the application of a valid address and the corresponding valid data out.

#### Chip Enable Access Time, $t_{CE}$

The maximum time between application of a valid chip enable input and the corresponding valid outputs.

#### Output Enable Access Time, $t_{OE}$

The maximum time between application of a valid output enable input and the corresponding valid outputs.

#### Output Hold Time, $t_{OH}$

Output hold time is the minimum time after an address change that the previous data remains valid.

#### Output Disable Time, $t_{DF}$

Output disable time is the delay between chip selects becoming false and output stages going to the high-impedance state.  $t_{DF}$  is specified from  $\overline{CE}$  or OE, whichever occurs first.



### Description

The μPD23C1000 is a 1,048,576-bit ROM utilizing CMOS silicon gate technology. The device is static in operation and organized as 131,072 words by 8 bits. The device has three-state outputs and all inputs and outputs are fully TTL-compatible. The μPD23C1000 is available in a plastic (μPD23C1000C) 28-pin DIP.

### Features

- 131,072 words by 8-bit organization
- Fast access time
- TTL-compatible inputs and outputs
- Three-state outputs
- Single +5 V power supply
- CMOS process technology
- Fully static operation
- Low power dissipation: 220 mW (active)  
550 μW (standby)

### Performance Ranges

Device	Access Time (Max)	Power Supply (Max)	
		Active	Standby
μPD23C1000C-1	200 ns	40 mA	100 μA
μPD23C1000C	250 ns	40 mA	100 μA

### Absolute Maximum Ratings

Supply voltage, $V_{CC}$	-0.3 to +7 V
Input voltage, $V_I$	-0.3 V to $V_{CC} + 0.3$ V
Output voltage, $V_O$	-0.3 V to $V_{CC} + 0.3$ V
Operating temperature, $T_{OPR}$	-10 to +70°C
Storage temperature, $T_{STG}$	-65 to +150°C


**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Capacitance

$T_A = 25^\circ\text{C}$

Parameter	Symbol	Limits			Units	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_I$		10		pF	$f = 1$ MHz
Output capacitance	$C_O$		15		pF	$f = 1$ MHz


### Pin Configuration



### Pin Identification

No.	Symbol	Function
1-10, 21-27	$A_0$ - $A_{16}$	Address inputs
11-13, 15-19	$O_0$ - $O_7$	Data outputs
14	GND	Ground
20	CE	Chip enable
28	$V_{CC}$	+5 V power supply

### Block Diagram





**DC Characteristics**

T<sub>A</sub> = -10°C to +70°C, V<sub>CC</sub> = +5.0 V ± 10%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input high voltage	V <sub>IH</sub>	2.2		V <sub>CC</sub> + 0.3	V	
Input low voltage	V <sub>IL</sub>	-0.3		0.8	V	
Output high voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -400 μA
Output low voltage	V <sub>OL</sub>		0.4		V	I <sub>OL</sub> = +3.2 mA
Input leakage current high	I <sub>LIH</sub>		10		μA	V <sub>I</sub> = V <sub>CC</sub>
Input leakage current low	I <sub>LIL</sub>		-10		μA	V <sub>I</sub> = 0 V
Output leakage current high	I <sub>LOH</sub>		10		μA	V <sub>O</sub> = V <sub>CC</sub> , Chip deselected
Output leakage current low	I <sub>LOL</sub>		-10		μA	V <sub>O</sub> = 0 V, Chip deselected
Power supply current	I <sub>CC1</sub>		40		mA	$\overline{CE}$ = V <sub>IL</sub>
Power supply current	I <sub>CC2</sub>		1.5		mA	$\overline{CE}$ = V <sub>IH</sub> , Standby mode
Power supply current	I <sub>CC3</sub>		100		μA	$\overline{CE}$ = V <sub>CC</sub> - 0.2 V, Standby mode

**AC Characteristics (Note 1)**


T<sub>A</sub> = -10°C to +70°C, V<sub>CC</sub> = +5.0 V ± 10%

Parameter	Symbol	μPD23C1000-1		μPD23C1000		Unit
		Min	Max	Min	Max	
Address access time	t <sub>ACC</sub>		200	250		ns
Chip enable access time	t <sub>CE</sub>		200	250		ns
Output hold time	t <sub>OH</sub>	0		0		ns
Output disable time	t <sub>DF</sub>	0	60	0	60	ns

**Note:**

- (1) AC test conditions: Input voltage rise and fall times = 20 ns; timing reference levels: inputs and outputs = 0.8 V and 2.0 V; output load = 1 TTL + 100 pF

**Timing Waveform**



83-002697B

### Description

The  $\mu$ PD23C2000 is a 2,097,152-bit ROM utilizing CMOS silicon gate technology. The device is static in operation and the organization is mask-programmable (word mode: 131,072 words by 16 bits; or byte mode: 262,144 words by 8 bits). The device has three-state outputs and all inputs and outputs are fully TTL-compatible. The Output Enable pin is mask-programmable and can be specified by selecting "1", "0" and "Don't Care" data. The  $\mu$ PD23C2000 is available in a plastic ( $\mu$ PD23C2000C) 40-pin DIP.

### Features

- Programmable word organization  
131,072 words by 16 bits (Word mode)  
262,144 words by 8 bits (Byte mode)
- Fast access time: 250 ns
- TTL-compatible inputs and outputs
- Three-state outputs
- Single +5 V power supply
- CMOS process technology
- Fully static operation
- Low power dissipation: 220 mW (active)  
550  $\mu$ W (standby)

### Performance Range


Device	Access Time (Max)	Power Supply (Max)	
		Active	Standby
$\mu$ PD23C2000	250 ns	40 mA	100 $\mu$ A

### Absolute Maximum Ratings

Supply voltage, $V_{CC}$	-0.3 V to +7 V
Input voltage, $V_I$	-0.3 V to $V_{CC} + 0.3$ V
Output voltage, $V_O$	-0.3 V to $V_{CC} + 0.3$ V
Operating temperature, $T_{OPR}$	-10°C to +70°C
Storage temperature, $T_{STG}$	-65°C to +150°C

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Pin Configuration




### Pin Identification

No.	Symbol	Function
1, 31	NC	No connection
2-9, 32-40	$A_0$ - $A_{16}$	Address inputs
10	$\overline{CE}$	Chip enable
11, 30	GND	Ground
12	OE	Output enable
13-20, 22-28	$O_0$ - $O_{14}$	Outputs
21	$V_{CC}$	+5 V power supply
29	$O_{15}/A_{-1}$	Output 15 (word mode)/LSB address (byte mode)

### Capacitance

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_I$			10	pF	$f = 1$ MHz
Output capacitance	$C_O$			15	pF	$f = 1$ MHz

**Block Diagram**



**DC Characteristics**

$T_A = -10^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ,  $V_{CC} = +5.0\text{ V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input high voltage	$V_{IH}$	2.2		$V_{CC} + 0.3$	V	
Input low voltage	$V_{IL}$	-0.3		0.8	V	
Output high voltage	$V_{OH}$	2.4			V	$I_{OH} = -400\ \mu\text{A}$
Output low voltage	$V_{OL}$			0.4	V	$I_{OL} = +3.2\ \text{mA}$
Input leakage current high	$I_{LIH}$			10	$\mu\text{A}$	$V_I = V_{CC}$
Input leakage current low	$I_{LIL}$			-10	$\mu\text{A}$	$V_I = 0\ \text{V}$
Output leakage current high	$I_{LOH}$			10	$\mu\text{A}$	$V_O = V_{CC}$ , Chip deselected
Output leakage current low	$I_{LOL}$			-10	$\mu\text{A}$	$V_O = 0\ \text{V}$ , Chip deselected
Power supply current	$I_{CC1}$			40	mA	$\overline{CE} = V_{IL}$
Power supply current	$I_{CC2}$			1.5	mA	$\overline{CE} = V_{IH}$ , Standby mode
Power supply current	$I_{CC3}$			100	$\mu\text{A}$	$\overline{CE} = V_{CC} - 0.2\ \text{V}$ , Standby mode

**AC Characteristics (Note 1)**


$T_A = -10^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ,  $V_{CC} = +5.0\ \text{V} \pm 10\%$

Parameter	Symbol	Limits			Unit
		Min	Typ	Max	
Address access time	$t_{ACC}$			250	ns
Chip enable access time	$t_{CE}$			250	ns
Output enable access time	$t_{OE}$	10		110	ns
Output hold time	$t_{OH}$	0			ns
Output disable time	$t_{DF}$	0		70	ns

**Note:**

(1) AC test conditions: Input voltage rise and fall times = 20 ns; timing reference levels: inputs and outputs = 0.8 V and 2.0 V; output load = 1 TTL + 100 pF

## Timing Waveform







**Section 11 — Bipolar TTL PROMs**

**Page**

$\mu$ PB426	1,024 x 4-Bit Bipolar TTL PROM .....	11-1
$\mu$ PB429	2,048 x 8-Bit Bipolar TTL PROM .....	11-5

### Description


The μPB426 is a high-speed, electrically programmable, fully decoded 4096-bit TTL read-only memory. On-chip address decoding, two chip-select inputs and three-state outputs allow easy expansion of memory capacity. The μPB426 is fabricated with logic level zero (low); logic level one (high) can be electrically programmed into the selected bit locations. The same address inputs are used for both programming and reading.

### Features


- A.I.M. (Avalanche Induced Migration), Shorted-junction technology
- ±10% V<sub>CC</sub> Operation
- Two Chip Select inputs for memory expansion
- Three-state outputs (μPB426)
- Cerdip and plastic 18-lead dual in-line packages
- Fast programming time: 200 μs/bit typ.
- Compatible with: HM-7643, 82S137 types and equivalent devices
- 4 performance ranges:

Device	Address Access Time	Power Supply
μPB426	70ns	150mA
μPB426-1	60ns	150mA
μPB426-2	50ns	150mA
μPB426-3	35ns	150mA

### Block Diagram



### Pin Configuration



### Pin Identification

A <sub>0</sub> -A <sub>9</sub>	Address Inputs
O <sub>1</sub> -O <sub>4</sub>	Data Outputs
$\overline{CS}_1, \overline{CS}_2$	Chip Selects
V <sub>CC</sub>	Power (+5V)
GND	Ground

### Operation

#### Programming

A logic one can be permanently programmed into a selected bit location by using a programmer. First, the desired word is selected by the ten address inputs in TTL levels. Either or both of the two chip select inputs must be at a logic one (high). Secondly, a train of high-current programming pulses is applied to the desired output. After the sensed voltage indicates that the selected bit is in the logic one state, an additional pulse train is applied, then stopped.

#### Reading

To read the memory, both of the two chip select inputs should be held at logic zero (low). The outputs then correspond to the data programmed in the selected words. When either or both of the two chip select inputs are at logic one (high), all the outputs will be floating.



**Absolute Maximum Ratings\***

Operating Temperature	-25°C to +75°C
Storage Temperature	-65°C to +150°C
All Output Voltages	-0.5 to +5.5 Volts
All Input Voltages	-0.5 to +5.5 Volts
Supply Voltage V <sub>CC</sub>	-0.5 to +7.0 Volts
Output Currents	50 mA

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

T<sub>A</sub> = 25°C, f = 1 MHz, V<sub>CC</sub> = 5.0V, V<sub>IN</sub> = 2.5V

Characteristics	Symbol	Min.	Max.	Unit
Input Capacitance	C <sub>IN</sub>		8	pF
Output Capacitance	C <sub>OUT</sub>		10	pF

**DC Characteristics**

T<sub>A</sub> = 0°C to +75°C, V<sub>CC</sub> = 4.50V to 5.50V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input High Voltage	V <sub>IH</sub>	2.0			V	
Input Low Voltage	V <sub>IL</sub>		0.8		V	
Input High Current	I <sub>IH</sub>	40			μA	V <sub>I</sub> = 5.5V, V <sub>CC</sub> = 5.5V
Input Low Current	-I <sub>IL</sub>	0.5			mA	V <sub>I</sub> = 0.4V, V <sub>CC</sub> = 5.5V
Output Low Voltage	V <sub>OL</sub>	0.45			V	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = 4.5V
Output Leakage Current	I <sub>OFF1</sub>	40			μA	V <sub>O</sub> = 5.5V, V <sub>CC</sub> = 5.5V
Output Leakage Current	-I <sub>OFF2</sub>	40			μA	V <sub>O</sub> = 0.4V, V <sub>CC</sub> = 5.5V
Input Clamp Voltage	-V <sub>IC</sub>	1.2			V	I <sub>I</sub> = -18mA, V <sub>CC</sub> = 4.5V
Power Supply Current	I <sub>CC</sub>	100	150		mA	All Inputs Grounded, V <sub>CC</sub> = 5.5V
Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -2.4 mA
Output Short Circuit Current	-I <sub>SC</sub>	15	60		mA	V <sub>O</sub> = 0V


**AC Characteristics**

T<sub>A</sub> = 0°C to +75°C, V<sub>CC</sub> = 4.50V to 5.50V

Parameter	Symbol	μPB426-3				μPB426-2				μPB426-1				Unit	Test Conditions
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Address Access Time	t <sub>AA</sub>	35	50	60	70									ns	
Chip Select Access Time	t <sub>ACS</sub>	25	30	40	45									ns	①②③④
Chip Select Disable Time	t <sub>CCS</sub>	25	30	40	45									ns	

- Notes: ① Output Load: See Figure 1.  
 ② Input Waveform: 0.0V for low level and 3.0V for high level, less than 10ns for both rise and fall times.  
 ③ Measurement References: 1.5V for both inputs and outputs.  
 ④ C<sub>L</sub> in Figure 1 includes jig and probe stray capacitances.

Figure 1. Loading Conditions Test Circuit



**Programming Specification**

You must rigorously observe this specification in order to program the NEC Bipolar PROMS correctly. NEC will not accept responsibility for any device found to be defective if it was not programmed according to this specification.


A typical programming operation is performed by sensing, programming, and sensing again to find out if the word to be programmed has reached the desired state. Either or both of the two chip enable inputs must be at a logic one (high).

Sensing is accomplished by forcing a 20 mA current into the selected location via the output. The sense measurement ensures that the voltage required to force this 20 mA current is less than the reference voltage. If this condition is satisfied, then that bit location is in the logic one (high) state.

Programming is accomplished by forcing a 200 mA current into the selected bit via the output. The current pulse is applied for 7.5 μs and then the location is sensed before a second programming current pulse is applied. This process continues until the selected bit is altered to the one state. You can tell that a bit is programmed when two successive sense readings, 10 μs apart with no intervening programming pulse, pass the limit. When this condition has been met, four additional pulses are applied, and the sense current is terminated.

Characteristic	Limit	Unit	Notes
Ambient Temperature	25 ± 5	°C	
Programming pulse			
Amplitude	200 ± 5%	mA	
Clamp voltage	28 ± 0% - 2%	V	
Ramp rate (both in rise and in fall)	70 max.	V/μs	
Pulse width	7.5 ± 5%	μs	15V point/150Ω load.
Duty cycle	70% min.		
Sense current			
Amplitude	20 ± 0.5	mA	
Clamp voltage	28 ± 0% - 2%	V	
Ramp rate	70 max.	V/μs	15V point/150Ω load.
Sense current interruption before and after address change	10 min.	μs	
Programming V <sub>CC</sub>	5.0 ± 5% - 0%	V	
Maximum sensed voltage for programmed one	7.0 ± 0.1	V	
Delay from trailing edge of programming pulse before sensing output voltage	0.7 min.	μs	

Figure 2. Typical Output Voltage Waveform



### Qualified Programming Equipment

Approved Manufacturer	Model No.	Personality Module	Socket Adaptors
Data I/O Issaquah, WA	5, 7, 9, 17, 19, 29A	919-1555	715-1305-5
Data I/O Issaquah, WA	Unipak II (950-0059-03C)	Family Code 72	Pinout Code 05
Minato Electronics Tokyo, Japan	1850/1870	7SP-4XXN	5SA-18P20
Kontron Redwood City, CA	MPP-80S	MOD 18C	SA4



### Description


The μPB429 is a high-speed, electrically programmable, fully decoded 16384-bit TTL read-only memory. On-chip address decoding, three chip-select inputs and three-state outputs allow easy expansion of memory capacity. The μPB429 is fabricated with logic level zero (low); logic level one (high) can be electrically programmed into the selected bit locations. The same address inputs are used for both programming and reading.

### Features


- A.I.M. (Avalanche Induced Migration), Shorted-junction technology
- ±10%  $V_{CC}$  Operation
- Three Chip Select inputs for memory expansion
- Three-state outputs (μPB429)
- Cerdip and plastic 24-lead dual in-line packages
- Fast programming time: 10 sec. max for all 16K bits
- Replaces: 82S191, HM76161, 3636 and equivalent devices
- 4 performance ranges:

Device	Address Access Time	Power Supply
μPB429	70ns	160mA
μPB429-1	60ns	160mA
μPB429-2	50ns	160mA
μPB429-3	45ns	160mA

### Block Diagram



### Pin Configuration



### Pin Identification

$A_0$ - $A_{10}$	Address Inputs
$O_1$ - $O_8$	Data Outputs
$\overline{CS}_1, \overline{CS}_2, \overline{CS}_3$	Chip Selects
$V_{CC}$	Power (+5V)
GND	Ground

### Operation

#### Programming

A logic one can be permanently programmed into a selected bit location by using a programmer. First, the desired word is selected by the eleven address inputs in TTL levels. Disable the memory by proper application of logic levels on the chip selects. Secondly, a train of high-current programming pulses is applied to the desired output. After the sensed voltage indicates that the selected bit is in the logic one state, an additional pulse train is applied, then stopped.

#### Reading

To read the memory, enable the device (i.e.;  $\overline{CS}_1 = 0$ ,  $\overline{CS}_2 = \overline{CS}_3 = 1$ ). The outputs then correspond to the data programmed in the selected words. When the chip is deselected, all the outputs will be floating.

**Absolute Maximum Ratings\***

Operating Temperature	-25°C to +75°C
Storage Temperature	-65°C to +150°C
All Output Voltages	-0.5 to +5.5 Volts
All Input Voltages	-0.5 to +5.5 Volts
Supply Voltage V <sub>CC</sub>	-0.5 to +7.0 Volts
Output Currents	50 mA

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**

T<sub>A</sub> = 25°C, f = 1 MHz, V<sub>CC</sub> = 5.0V, V<sub>IN</sub> = 2.5V

Characteristics	Symbol	Min.	Max.	Unit
Input Capacitance	C <sub>IN</sub>		8	pF
Output Capacitance	C <sub>OUT</sub>		10	pF

**DC Characteristics**

T<sub>A</sub> = 0°C to +75°C, V<sub>CC</sub> = 4.50V to 5.50V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input High Voltage	V <sub>IH</sub>	2.0			V	
Input Low Voltage	V <sub>IL</sub>		0.8		V	
Input High Current	I <sub>IH</sub>	40			μA	V <sub>I</sub> = 5.5V, V <sub>CC</sub> = 5.5V
Input Low Current	-I <sub>IL</sub>	0.25			mA	V <sub>I</sub> = 0.4V, V <sub>CC</sub> = 5.5V
Output Low Voltage	V <sub>OL</sub>	0.45			V	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = 4.5V
Output Leakage Current	I <sub>OFF1</sub>	40			μA	V <sub>O</sub> = 5.5V, V <sub>CC</sub> = 5.5V
Output Leakage Current	-I <sub>OFF2</sub>	40			μA	V <sub>O</sub> = 0.4V, V <sub>CC</sub> = 5.5V
Input Clamp Voltage	-V <sub>IC</sub>	1.2			V	I <sub>I</sub> = -18mA, V <sub>CC</sub> = 4.5V
Power Supply Current	I <sub>CC</sub>	100	160		mA	All Inputs Grounded, V <sub>CC</sub> = 5.5V
Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -2.4 mA
Output Short Circuit Current	-I <sub>SC</sub>	20	70		mA	V <sub>O</sub> = 0V


**AC Characteristics**

T<sub>A</sub> = 0°C to +75°C, V<sub>CC</sub> = 4.50V to 5.50V

Parameter	Symbol	μPB429-3				μPB429-2				μPB429-1				Unit	Test Conditions
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.				
Address Access Time	t <sub>AA</sub>	45	50	60	70								ns		
Chip Select Access Time	t <sub>ACS</sub>	30	30	40	50								ns	①②③④	
Chip Select Disable Time	t <sub>DSC</sub>	30	30	40	50								ns		

- Notes:**
- ① Output Load: See Figure 1.
  - ② Input Waveform: 0.0V for low level and 3.0V for high level, less than 10ns for both rise and fall times.
  - ③ Measurement References: 1.5V for both inputs and outputs.
  - ④ C<sub>L</sub> in Figure 1 includes jig and probe stray capacitances.

Figure 1. Loading Conditions Test Circuit



**Programming Specification**

You must rigorously observe this specification in order to program the NEC Bipolar PROMS correctly. NEC will not accept responsibility for any device found to be defective if it was not programmed according to this specification.


A typical programming operation is performed by sensing, programming, and sensing again to find out if the word to be programmed has reached the desired state. Disable the memory by proper application of logic levels in the three chip selects.

Sensing is accomplished by forcing a 20 mA current into the selected location via the output. The sense measurement ensures that the voltage required to force this 20 mA current is less than the reference voltage. If this condition is satisfied, then that bit location is in the logic one (high) state.

Programming is accomplished by forcing a 200 mA current into the selected bit via the output. The current pulse is applied for 7.5 μs and then the location is sensed before a second programming current pulse is applied. This process continues until the selected bit is altered to the one state. You can tell that a bit is programmed when two successive sense readings, 10 μs apart with no intervening programming pulse, pass the limit. When this condition has been met, four additional pulses are applied, and the sense current is terminated.

Characteristic	Limit	Unit	Notes
Ambient Temperature	25 ± 5	°C	
Programming pulse Amplitude	200 ± 5%	mA	
Clamp voltage	28 + 0% - 2%	V	
Ramp rate (both in rise and in fall)	70 max.	V/μs	
Pulse width	7.5 ± 5%	μs	15V point/150Ω load.
Duty cycle	70% min.		
Sense current Amplitude	20 ± 0.5	mA	
Clamp voltage	28 + 0% - 2%	V	
Ramp rate	70 max.	V/μs	15V point/150Ω load.
Sense current interruption before and after address change	10 min.	μs	
Programming V <sub>CC</sub>	5.0 + 5% - 0%	V	
Maximum sensed voltage for programmed one	7.0 ± 0.1	V	
Delay from trailing edge of programming pulse before sensing output voltage	0.7 min.	μs	

Figure 2. Typical Output Voltage Waveform



### Qualified Programming Equipment

Approved Manufacturer	Model No.	Personality Module	Socket Adaptors
Data I/O Issaquah, WA	5, 7, 9, 17, 19, 29A	919-1555	715-1628-2
Data I/O Issaquah, WA	Unipak II (950-0059-03C)	Family Code 72	Pinout Code 21
Minato Electronics Tokyo, Japan	1850/1870	7SP-4XXN	SSA-24P74
Kontron Redwood City, CA	MPP-805	MOD 18C	SA22







**Section 12 — Packaging Information**

	<b>Page</b>
Package/Device Cross Reference .....	12-1
14 Pin Plastic DIP (400 mil) .....	12-3
16 Pin Plastic DIP (300 mil) .....	12-3
16 Pin Plastic DIP (300 mil, Semiwide Body) .....	12-4
16 Pin Plastic DIP (300 mil, Wide Body) .....	12-4
16 Pin Plastic ZIP .....	12-5
18 Pin Plastic DIP (300 mil) .....	12-5
18 Pin Plastic DIP (300 mil, Semiwide Body) .....	12-6
18 Pin Plastic DIP (300 mil, Wide Body) .....	12-6
18 Pin Plastic Leadless Chip Carrier .....	12-7
18 Pin Ceramic DIP (300 mil) .....	12-7
18 Pin Cerdip (300 mil) .....	12-8
20 Pin Plastic DIP (300 mil) .....	12-8
20 Pin Plastic DIP (300 mil, Wide Body) .....	12-9
22 Pin Plastic DIP (300 mil, Wide Body) .....	12-9
22 Pin Ceramic Leadless Chip Carrier .....	12-10
22 Pin SIMM, MC-41256A4A (Glass-epoxy Substrate) .....	12-10
22 Pin SIMM, MC-411000A1A (Glass-epoxy Substrate) .....	12-11
22 Pin SIMM, MC-41256A4C (Ceramic Substrate) .....	12-11
22 Pin SIMM, MC-411000A1C (Ceramic Substrate) .....	12-12
24 Pin Plastic DIP (300 mil) .....	12-12
24 Pin Plastic DIP (400 mil) .....	12-13
24 Pin Plastic DIP (600 mil) .....	12-13
24 Pin Ceramic DIP (400 mil) .....	12-14
24 Pin Cerdip (600 mil) .....	12-14
24 Pin Ceramic Flatpack .....	12-15
24 Pin Plastic Miniflat .....	12-15
24 Pin Ceramic Leadless Chip Carrier .....	12-16
24 Pin SIMM, MC-41256A5A (Glass-epoxy Substrate) .....	12-16
24 Pin SIMM, MC-41256A5C (Ceramic Substrate) .....	12-17
26/20 Pin Plastic SOJ .....	12-17
28 Pin Plastic DIP (600 mil) .....	12-18
28 Pin Cerdip (600 mil) .....	12-18
28 Pin Cerdip (600 mil, Wide Body) .....	12-19
28 Pin Plastic Miniflat .....	12-19
30 Pin SIMM, MC-41256A8A (Glass-epoxy Substrate) .....	12-20
30 Pin SIMM, MC-41256A9A (Glass-epoxy Substrate) .....	12-20
30 Pin SIMM, MC-41256A8B (Glass-epoxy Substrate) .....	12-21
30 Pin SIMM, MC-41256A9B (Glass-epoxy Substrate) .....	12-21
32 Pin Ceramic Leadless Chip Carrier .....	12-22
40 Pin Plastic DIP (600 mil) .....	12-22
40 Pin Cerdip (600 mil, Wide Body) .....	12-23

### Package/Device Cross Reference

Package	Device	Package	Device
14-Pin Plastic DIP	$\mu$ PD41221C	22-Pin SIMM, MC-411000A1A (Glass-epoxy Substrate)	MC-411000A1A
16-Pin Plastic DIP	$\mu$ PD4164C $\mu$ PD4265C	22-Pin SIMM, MC-41256A4C (Ceramic Substrate)	MC-41256A4C
16-Pin Plastic DIP (300 mil, Semiwide Body)	$\mu$ PD41256C (Process Code F)	22-Pin SIMM, MC-411000A1C (Ceramic Substrate)	MC-411000A1C
16-Pin Plastic DIP (300 mil, Wide Body)	$\mu$ PD41256C (Process Codes P and L) $\mu$ PD41257C	24-Pin Plastic DIP (300 mil)	$\mu$ PD41101C $\mu$ PD41102C
16-Pin Plastic Zig-Zag Inline Package	$\mu$ PD41256V	24-Pin Plastic DIP (400 mil)	$\mu$ PD41264C
18-Pin Plastic DIP	$\mu$ PD41416C $\mu$ PB426C	24-Pin Plastic DIP (600 mil)	$\mu$ PD446C $\mu$ PD449C $\mu$ PD4016C $\mu$ PD2364AC $\mu$ PB429C
18-Pin Plastic DIP (300 mil, Semiwide Body)	$\mu$ PD41464C (Process Codes L and F)	24-Pin Ceramic DIP (400 mil)	$\mu$ PB10422D $\mu$ PB10474D $\mu$ PB100422D $\mu$ PB100474D
18-Pin Plastic DIP (300 mil, Wide Body)	$\mu$ PD41464C (Process Code K) $\mu$ PD411000C $\mu$ PD411001C	24-Pin Cerdip (600 mil)	$\mu$ PB429D
18-Pin Plastic Leadless Chip Carrier	$\mu$ PD41256L $\mu$ PD41257L $\mu$ PD41464L	24-Pin Ceramic Flatpack	$\mu$ PB100422B $\mu$ PB100474B
18-Pin Ceramic DIP (300 mil)	$\mu$ PB10470D $\mu$ PB100470D	24-Pin Plastic Miniflat	$\mu$ PD446G
18-Pin Cerdip (300 mil)	$\mu$ PD2147AD $\mu$ PD2149D $\mu$ PB426D	24-Pin Ceramic LCC	$\mu$ PB100474K
20-Pin Plastic DIP (300 mil)	$\mu$ PD4311C $\mu$ PD4314C	24-Pin SIMM, MC-41256A5A (Glass-epoxy Substrate)	MC-41256A5A
20-Pin Plastic DIP (300 mil, Wide Body)	$\mu$ PD414256C	24-Pin SIMM, MC-41256A5C (Ceramic Substrate)	MC-41256A5C
22-Pin Plastic DIP (300 mil, Wide Body)	$\mu$ PD4361C $\mu$ PD4362C	26/20-Pin Plastic SOJ	$\mu$ PD411000LA $\mu$ PD411001LA $\mu$ PD414256LA
22-Pin Ceramic LCC	$\mu$ PD4361K	28-Pin Plastic DIP (600 mil)	$\mu$ PD4168C $\mu$ PD42832C $\mu$ PD4364C $\mu$ PD4464C $\mu$ PD43256C $\mu$ PD2764C $\mu$ PD27128C $\mu$ PD27C64C $\mu$ PD27C256C
22-Pin SIMM, MC-41256A4A (Glass-epoxy Substrate)	MC-41256A4A		

# PACKAGING INFORMATION



## Package/Device Cross Reference (cont)

Package	Device	Package	Device
28-Pin Plastic DIP (600 mil) (cont)	$\mu$ PD27C256AC	30-Pin SIMM, MC-41256A8A (Glass-epoxy Substrate)	MC-41256A8A
	$\mu$ PD2364EC		
	$\mu$ PD23128EC	30-Pin SIMM, MC-41256A9A (Glass-epoxy Substrate)	MC-41256A9A
	$\mu$ PD23C64EC		
	$\mu$ PD23C128EC	30-Pin SIMM, MC-41256A8B (Glass-epoxy Substrate)	MC-41256A8B
	$\mu$ PD23C256EC		
28-Pin Cerdip (600 mil)	$\mu$ PD23C1000C		
	$\mu$ PD2764D	30-Pin SIMM, MC-41256A9B (Glass-epoxy Substrate)	MC-41256A9B
	$\mu$ PD27128D		
28-Pin Cerdip (600 mil, Wide Body)	$\mu$ PD27C64D	32-Pin Ceramic LCC	$\mu$ PD27C256AK
	$\mu$ PD27256D	40-Pin Plastic DIP (600 mil)	$\mu$ PD23C2000C
	$\mu$ PD27C256D		
	$\mu$ PD27C256AD	40-Pin Cerdip (600 mil, Wide Body)	$\mu$ PD27C1024D
$\mu$ PD27C512D			
28-Pin Plastic Miniflat	$\mu$ PD42832G		
	$\mu$ PD4364G		
	$\mu$ PD4464G		
	$\mu$ PD43256G		
	$\mu$ PD27C256AG		
	$\mu$ PD23C256AG		


### 14-Pin Plastic DIP (400 mil)

Item	Millimeters	Inches
A	20.32 max	.800 max
B	2.54 max	.100 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .10	.020 <sup>+004</sup> / <sub>-.005</sub>
E	15.24	.600
F	1.2 min	.047 min
G	3.2 ± .3	.126 ± .012
H	.51 min	.020 min
I	4.31 max	.170 max
J	5.08 max	.200 max
K	10.16 [TP]	.400 [TP]
L	6.6	.339
M	.25 <sup>+10</sup> / <sub>-.05</sub>	.010 <sup>+004</sup> / <sub>-.003</sub>

**Notes:**

[1] Each lead centerline is located within .25 mm (.010 inch) of its true position [TP] at maximum material condition.

[2] Item "K" to center of leads when formed parallel.



83-003576B


### 16-Pin Plastic DIP (300 mil)

Item	Millimeters	Inches
A	20.32 max	.800 max
B	1.27 max	.050 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .10	.020 <sup>+004</sup> / <sub>-.005</sub>
E	17.78	.700
F	1.2 min	.047 min
G	3.5 ± .03	.138 ± .012
H	.51 min	.020 min
I	4.31 max	.170 max
J	5.08 max	.200 max
K	7.62 [TP]	.300 [TP]
L	6.4	.252
M	.25 <sup>+10</sup> / <sub>-.05</sub>	.010 <sup>+004</sup> / <sub>-.003</sub>
N	1.0 min	.039 min

**Notes:**

[1] Each lead centerline is located within .25 mm (.010 inch) of its true position [TP] at maximum material condition.

[2] Item "K" to center of leads when formed parallel.



83-003584B

# PACKAGING INFORMATION




## 16-Pin Plastic DIP (300 mil, Semiwide Body)

Item	Millimeters	Inches
A	20.32 max	.800 max
B	1.27 max	.050 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .10	.020 <sup>+0.04</sup> -.005
E	17.78	.700
F	1.2 min	.047 min
G	3.2 ± .3	.126 ± .012
H	.51 min	.020 min
I	4.31 max	.170 max
J	5.08 max	.200 max
K	7.62 [TP]	.300 [TP]
L	6.7	.264
M	.25 <sup>+0.10</sup> -.05	.010 <sup>+0.04</sup> -.003
N	1.0 min	.039 min

**Notes:**

- [1] Each lead centerline is located within .25 mm [.010 inch] of its true position [TP] at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.




83-003634B

## 16-Pin Plastic DIP (300 mil, Wide Body)

Item	Millimeters	Inches
A	20.32 max	.800 max
B	1.27 max	.050 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .10	.020 <sup>+0.04</sup> -.005
E	17.78	.700
F	1.2 min	.047 min
G	3.2 ± .3	.126 ± .012
H	.51 min	.020 min
I	4.31 max	.170 max
J	5.08 max	.200 max
K	7.62 [TP]	.300 [TP]
L	7.4	.291
M	.25 <sup>+0.10</sup> -.05	.010 <sup>+0.04</sup> -.003
N	1.0 min	.039 min


**Note:**

- [1] Each lead centerline is located within .25 mm [.010 inch] of its true position [TP] at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.




83-003580B

### 16-Pin Plastic ZIP



83-003585B

### 18-Pin Plastic DIP (300 mil)



83-003630B

# PACKAGING INFORMATION




## 18-Pin Plastic DIP (300 mil, Semiwide Body)

Item	Millimeters	Inches
A	22.86 max	.900 max
B	1.27 max	.050 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .10	.020 <sup>+0.004</sup> <sub>-.005</sub>
E	20.32	.800
F	1.2 min	.047 min
G	3.2 ± .3	.126 ± .012
H	.51 min	.020 min
I	4.31 max	.170 max
J	5.08 max	.200 max
K	7.62 [TP]	.300 [TP]
L	6.7	.264
M	.25 <sup>+0.10</sup> <sub>-.05</sub>	.010 <sup>+0.004</sup> <sub>-.003</sub>
N	1.0 min	.039 min

**Notes:**

- [1] Each lead centerline is located within .25 mm (.010 inch) of its true position [TP] at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.




83-003586B

## 18-Pin Plastic DIP (300 mil, Wide Body)

Item	Millimeters	Inches
A	22.86 max	.900 max
B	1.27 max	.050 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .10	.020 <sup>+0.004</sup> <sub>-.005</sub>
E	20.32	.800
F	1.2 min	.047 min
G	3.2 ± .3	.126 ± .012
H	.51 min	.020 min
I	4.31 max	.170 max
J	5.08 max	.200 max
K	7.62 [TP]	.300 [TP]
L	7.35	.289
M	.25 <sup>+0.10</sup> <sub>-.05</sub>	.010 <sup>+0.004</sup> <sub>-.003</sub>


**Notes:**

- [1] Each lead centerline is located within .25 mm (.010 inch) of its true position [TP] at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.




83-003586B

### 18-Pin Plastic Leadless Chip Carrier



### 18-Pin Ceramic DIP (300 mil)





# PACKAGING INFORMATION


# NEC

## 18-Pin Cerdip (300 mil)

Item	Millimeters	Inches
A	22.86 max	.900 max
B	1.27 max	.050 max
C	2.54 [TP]	.100 [TP]
D	.48 ± .05	.018 ± .002
E	20.32	.800
F	1.42 min	.055 min
G	3.5 ± .3	.138 ± .012
H	.51 min	.020 min
I	3.95	.156
J	5.08 max	.200 max
K	7.62 [TP]	.300 [TP]
L	6.60	.260
M	.25 ± .05	.010 <sup>+.002</sup> -.003
N	.89 min	.035 min

**Notes:**

- [1] Each lead centerline is located within .25 mm (.010 inch) of its true position [TP] at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.




83-003829B

## 20-Pin Plastic DIP (300 mil)

Item	Millimeters	Inches
A	25.40 max	1.000 max
B	1.27 max	.050 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .10	.020 <sup>+.004</sup> -.005
E	22.86	.900
F	1.1 min	.043 min
G	3.5 ± .30	.138 ± .012
H	.51 min	.020 min
I	4.31 max	.170 max
J	5.08 max	.200 max
K	7.62 [TP]	.300 [TP]
L	6.4	.252
M	.25 <sup>+.10</sup> -.05	.010 <sup>+.004</sup> -.003
N	.9 min	.035 min


**Note:**

- [1] Each lead centerline is located within .25 mm (.010 inch) of its true position [TP] at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.




83-001491B

### 20-Pin Plastic DIP (300 mil, Wide Body)




### 22-Pin Plastic DIP (300 mil, Wide Body)




# PACKAGING INFORMATION




## 22-Pin Ceramic LCC




## 22-Pin SIMM, MC-41256A4A (Glass-epoxy Substrate)



### 22-Pin SIMM, MC-411000A1A (Glass-epoxy Substrate)




### 22-Pin SIMM, MC-41256A4C (Ceramic Substrate)




# PACKAGING INFORMATION



## 22-Pin SIMM, MC-411000A1C (Ceramic Substrate)



## 24-Pin Plastic DIP (300 mil)






### 24-Pin Plastic DIP (400 mil)

Item	Millimeters	Inches
A	30.48 max	1.200 max
B	1.27 max	.050 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .10	.020 <sup>+.004</sup> <sub>-.005</sub>
E	27.94	1.100
F	1.2 min	.047 min
G	3.2 ± 0.3	.126 ± .012
H	.51 min	.020 min
I	4.31 max	.170 max
J	5.08 max	.200 max
K	10.16 [TP]	.400 [TP]
L	8.6	.339
M	.25 <sup>+.10</sup> <sub>-.05</sub>	.010 <sup>+.004</sup> <sub>-.003</sub>

**Notes:**

- [1] Each lead centerline is located within .25 mm [.010 inch] of its true position (TP) at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.






83-003627B

### 24-Pin Plastic DIP (600 mil)

Item	Millimeters	Inches
A	33.02 max	1.300 max
B	2.54 max	.100 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .10	.020 <sup>+.004</sup> <sub>-.005</sub>
E	27.94	1.100
F	1.2 min	.047 min
G	3.5 ± 0.3	.138 ± .012
H	.51 min	.020 min
I	4.31 max	.170 max
J	5.72 max	.226 max
K	15.24 [TP]	.600 [TP]
L	13.2	.520
M	.25 <sup>+.10</sup> <sub>-.05</sub>	.010 <sup>+.004</sup> <sub>-.003</sub>

**Notes:**

- [1] Each lead centerline is located within .25 mm [.010 inch] of its true position (TP) at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.



83-001950B

# PACKAGING INFORMATION




## 24-Pin Ceramic DIP (400 mil)

Item	Millimeters	Inches
A	33.02 max	1.300 max
B	2.54 max	.100 max
C	2.54 [TP]	.100 [TP]
D	.46 ± .05	.018 ± .002
E	27.94	1.100
F	1.25 min	.049 min
G	3.5 ± .3	.138 ± .012
H	.51 min	.020 min
I	2.74	.108
J	4.57 max	.180 max
K	10.16 [TP]	.400 [TP]
L	10.0	.394
M	.25 ± .05	.010 +.002 -.003
N	1.0 min	.039 min

**Notes:**

- [1] Each lead centerline is located within .25 mm (.010 inch) of its true position [TP] at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.




83-003549B

## 24-Pin Cerdip (600 mil)

Item	Millimeters	Inches
A	33.02 max	1.300 max
B	2.54 max	.100 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .010	.020 +.004 -.005
E	27.94	1.100
F	1.2 min	.047 min
G	3.0 ± .3	.118 ± .012
H	.51 min	.020 min
I	3.80	.150
J	5.08 max	.200 max
K	15.24 [TP]	.600 [TP]
L	13.21	.520
M	.25 ± .05	.010 +.002 -.003


**Notes:**

- [1] Each lead centerline is located within .25 mm (.010 inch) of its true position [TP] at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.




83-003633B

### 24-Pin Ceramic Flatpack



### 24-Pin Plastic Miniflat







# PACKAGING INFORMATION




## 24-Pin Ceramic LCC




## 24-Pin SIMM, MC-41256A5A (Glass-epoxy Substrate)



### 24-Pin SIMM, MC-41256A5C (Ceramic Substrate)



### 26/20-Pin Plastic SOJ



# PACKAGING INFORMATION




## 28-Pin Plastic DIP (600 mil)

Item	Millimeters	Inches
A	38.10 max	1.500 max
B	2.54 max	.100 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .10	.020 <sup>+0.004</sup> / <sub>-.005</sub>
E	33.02	1.300
F	1.2 min	.047 min
G	3.6 ± .30	.142 ± .012
H	.51 min	.020 min
I	4.31 max	.170 max
J	5.72 max	.226 max
K	15.24 [TP]	.600 [TP]
L	13.20	.520
M	.25 <sup>+0.10</sup> / <sub>-.05</sub>	.010 <sup>+0.004</sup> / <sub>-.003</sub>

**Notes:**

- [1] Each lead centerline is located within .25 mm [.010 inch] of its true position [TP] at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.




83-001675B

## 28-Pin Cerdip (600 mil)

Item	Millimeters	Inches
A	38.10 max	1.500 max
B	2.54 max	.100 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .10	.020 <sup>+0.004</sup> / <sub>-.005</sub>
E	33.02	1.300
F	1.2 min	.047 min
G	3.5 ± .3	.138 ± .012
H	.51 min	.020 min
I	3.80	.150
J	5.08 max	.200 max
K	15.24 [TP]	.600 [TP]
L	13.21	.520
M	.25 ± .05	.010 <sup>+0.002</sup> / <sub>-.003</sub>
N	7.62 dia	.300 dia


**Notes:**

- [1] Each lead centerline is located within .25 mm [.010 inch] of its true position [TP] at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.




83-003632B

### 28-Pin Cerdip (600 mil, Wide Body)




### 28-Pin Plastic Miniflat




# PACKAGING INFORMATION




## 30-Pin SIMM, MC-41256A8A (Glass-epoxy Substrate)




## 30-Pin SIMM, MC-41256A9A (Glass-epoxy Substrate)



### 30-Pin SIMM, MC-41256A8B (Glass-epoxy Substrate)




### 30-Pin SIMM, MC-41256A9B (Glass-epoxy Substrate)




# PACKAGING INFORMATION




## 32-Pin Ceramic LCC



## 40-Pin Plastic DIP (600 mil)



### 40-Pin Cerdip (600 mil, Wide Body)



83-003631B



**PACKAGING INFORMATION**

***NEC***

---