

Digital Signal Processor (DSP)
and Speech Processor Products

1992



*DIGITAL SIGNAL PROCESSOR (DSP)
AND SPEECH PROCESSOR PRODUCTS
DATA BOOK*

NEC

NEC

1992
Digital Signal Processor (DSP)
and
Speech Processor Products
Data Book

March 1992

Document No. 50052-1

©1992 NEC Electronics Inc./Printed in the U.S.A.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.

Selection Guides	1
Reliability and Quality Control	2
Digital Signal Processors	3
Speech Processors	4
Development Tools	5
Package Drawings	6

Section 1 Selection Guides

Single-Chip Microcomputers	1-1
V-Series and RISC Microprocessors and Peripherals	1-8
Intelligent Peripheral Devices (IPD)	1-11
DSP and Speech Products	1-13
Development Tools for Micro Products	
V-Series Microprocessors	1-15
75xx Series Single-Chip Microcomputers	1-18
75xxx Series Single-Chip Microcomputers	1-20
78xx Series Single-Chip Microcomputers	1-24
K2 (782xx) Series Single-Chip Microcomputers	1-26
K3 (783xx) Series Single-Chip Microcomputers	1-28
DSP and Speech Products	1-30
PG-1500 Programming Adapters	1-32

Section 2 Reliability and Quality Control

Built-in TQC	2-1
Approaches to TQC	2-1
Implementation of Quality Control	2-3
Reliability Theory	2-5
Failure Analysis	2-9
Summary	2-9
Figure 1. NEC's Quality Control System	2-2
Figure 2. New Product Development	2-3
Figure 3. Electrical Testing and Screening	2-5
Figure 4. Reliability Life (Bathtub) Curve	2-5
Appendix 1A. Typical QC Flow for CMOS Fabrication	2-10
Appendix 1B. Typical QC Flow for PLCC Assembly/Test	2-11
Appendix 2. Typical Reliability Assurance Tests	2-13
Appendix 3. New Product/Process Change Tests	2-13
Appendix 4. Failure Analysis Flowchart	2-14

Section 3 Digital Signal Processors

μ PD77C20A, 7720A, 77P20 Digital Signal Processors	3a
μ PD77C25/77P25 Digital Signal Processor	3b
μ PD77220, 77P220 24-Bit Fixed-Point Digital Signal Processor	3c
μ PD77230A, 77P230 32-Bit Floating-Point Digital Signal Processor (150 ns cycle time)	3d
μ PD77240 32-Bit Floating-Point Digital Signal Processor (90 ns cycle time)	3e
μ PD77810 Modem Digital Signal Processor	3f
μ PD7281 Image Pipelined Processor	3g
μ PD9305 Memory Access and General Bus Interface for the μ PD7281	3h

Section 4 Speech Processors

μ PD77C30 ADPCM Speech Encoder/Decoder	4a
μ PD7755/56/P56/57/58 ADPCM Speech Processors	4b
μ PD7759 ADPCM Speech Processor	4c
μ PD77501 ADPCM Record and Playback Speech Processor	4d
μ PD77522 ADPCM Codec	4e

Contents

Section 5 Development Tools

Third-Party Development Tools	5-1
<i>μPD77C20A, 7720A, 77P20 Digital Signal Processors</i>	
EVAKIT-7720B	5a
μPD7720 Standalone Emulator	
ASM77	5b
μPD7720 Absolute Assembler	
<i>μPD77C25/77P25 Digital Signal Processor</i>	
EVAKIT-77C25	5c
μPD77C25 Standalone Emulator	
RA77C25	5d
μPD77C25 Relocatable Assembler Package	
SM77C25	5e
PC-Based Simulator for μPD77C25 and μPD77C20	
<i>μPD77220/P220, μPD77230/P230 Digital Signal Processors</i>	
EVAKIT-77220	5f
μPD77220 Standalone Emulator	
EVAKIT-77230	5g
μPD77230 Standalone Emulator	
DDK-77220A	5h
μPD77220 Evaluation Board	
RA77230	5i
μPD77220/μPD77230 Relocatable Assembler Package	
SM77230	5j
PC-Based Simulator for μPD77220/μPD77230	
<i>μPD77240 Digital Signal Processor</i>	
IE-77240	5k
In-Circuit Emulator for the μPD77240	
RA77240	5l
Relocatable Assembler Package	
<i>μPD77810 Modem Digital Signal Processor</i>	
IE-77810	5m
In-Circuit Emulator for the μPD77810	
RA77810	5n
Relocatable Assembler Package for the μPD77810	

Section 5 Development Tools

<i>μPD775x ADPCM Speech Processors and μPD77501 ADPCM Record and Playback Speech Processor</i>	
NV-300	5o
Speech Analysis Tool for μPD775x and μPD77501	
NV-310	5p
Speech Analysis Tool for μPD775x	
EB-775x	5q
Demonstration and Evaluation Box for μPD775x	
PG-1500 Series	5r
EPROM Programmer	

Section 6 Package Drawings

Package/Device Cross Reference	6-1
18-Pin Plastic DIP (300 mil) (A, C Outline)	6-3
18-Pin Plastic DIP (300 mil) (SA Outline)	6-3
20-Pin Plastic DIP (300 mil)	6-4
24-Pin Plastic SOP (450 mil)	6-4
28-Pin Plastic SOP (450 mil)	6-5
28-Pin Plastic DIP (600 mil)	6-5
28-Pin Ceramic DIP (600 mil)	6-6
28-Pin Cerdip (600 mil)	6-7
28-Pin PLCC	6-8
32-Pin SOP (525 mil)	6-8
40-Pin Plastic DIP (600 mil)	6-9
40-Pin Ceramic DIP (600 mil)	6-10
44-Pin PLCC	6-11
52-Pin Plastic QFP	6-12
68-Pin Ceramic PGA (A Outline)	6-13
68-Pin Ceramic PGA (A-1 Outline)	6-14
68-Pin PLCC	6-15
80-Pin Plastic QFP	6-16
132-Pin Ceramic PGA	6-17

Numerical Index

Device, μPD	Section
7281	3g
7720A	3a
77220	3c
77230A	3d
77240	3e
77501	4d
77522	4e
7755	4b
7756	4b
7757	4b
7758	4b
7759	4c
77810	3f
77C20A	3a
77C25	3b
77C30	4a
77P20	3a
77P25	3b
77P220	3c
77P230	3d
77P56	4b
9305	3h

Selection Guides

1

Reliability and Quality Control

2

Digital Signal Processors

3

Speech Processors

4

Development Tools

5

Package Drawings

6

Selection Guides

Section 1 Selection Guides

Single-Chip Microcomputers	1-1
V-Series and RISC Microprocessors and Peripherals	1-8
Intelligent Peripheral Devices (IPD)	1-11
DSP and Speech Products	1-13
Development Tools for Micro Products	
V-Series Microprocessors	1-15
75xx Series Single-Chip Microcomputers	1-18
75xxx Series Single-Chip Microcomputers	1-20
78xx Series Single-Chip Microcomputers	1-24
K2 (782xx) Series Single-Chip Microcomputers	1-26
K3 (783xx) Series Single-Chip Microcomputers	1-28
DSP and Speech Products	1-30
PG-1500 Programming Adapters	1-32

Part Numbering System

μ PD72001L	Typical microdevice part number
μ P	NEC monolithic silicon integrated circuit
D	Device type (D = digital MOS)
72001	Device identifier (alphanumeric)
L	Package type (L = PLCC)

A part number may include an alphanumeric suffix that identifies special device characteristics; for example, μ PD72001L-11 has an 11-MHz CPU clock rating.

4-Bit, Single-Chip CMOS Microcomputers; 75xx Series

Device (μPD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X4)	I/O	Package †	Pins
7502A	LCD controller/driver	0.41	2.5 to 6.0	2K	128	23	QFP	64
7503A	LCD controller/driver	0.41	2.5 to 6.0	4K	224	23	QFP	64
7507B	General-purpose	0.5	2.2 to 6.0	2K	128	32	SDIP QFP	40 44
7508B	General-purpose	0.5	2.2 to 6.0	4K	224	32	SDIP QFP	40 44
7533	A/D converter	0.51	2.7 to 6.0	4K	160	30	DIP SDIP QFP	42 42 44
75CG33	Piggyback EPROM; A/D converter	0.51	4.5 to 5.5	4K	160	30	Ceramic DIP	42
7554	Serial I/O; external clock or RC oscillator	0.71	2.5 to 6.0	1K	64	16	SDIP SOP	20 20
7554A	Serial I/O; external clock or RC oscillator	0.71	2.0 to 6.0	1K	64	16	SDIP SOP	20 20
75P54	Serial I/O; external clock or RC oscillator	0.71	4.5 to 6.0	1K OTPROM	64	16	SDIP SOP	20 20
7564/7564A	Serial I/O; ceramic oscillator	0.71	2.7 to 6.0	1K	64	15	SDIP SOP	20 20
75P64	Serial I/O; ceramic oscillator	0.71	4.5 to 6.0	1K OTPROM	64	15	SDIP SOP	20 20
7556	Comparator; external clock or RC oscillator	0.71	2.5 to 6.0	1K	64	20	SDIP SOP	24 24
7556A	Comparator; external clock or RC oscillator	0.71	2.0 to 6.0	1K	64	20	SDIP SOP	24 24
75P56	Comparator; external clock or RC oscillator	0.71	4.5 to 6.0	1K OTPROM	64	20	SDIP SOP	24 24
7566/7566A	Comparator; ceramic oscillator	0.71	2.7 to 6.0	1K	64	19	SDIP SOP	24 24
75P66	Comparator; ceramic oscillator	0.71	4.5 to 6.0	1K OTPROM	64	19	SDIP SOP	24 24

† Plastic unless ceramic (or cerdip) is specified.

4-Bit, Single-Chip CMOS Microcomputers; 75xxx Series

Device (μPD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X4)	I/O	Package †	Pins
75004	General-purpose	4.19	2.7 to 6.0	4K	512	34	SDIP QFP	42 44
75006	General-purpose	4.19	2.7 to 6.0	6K	512	34	SDIP QFP	42 44
75008	General-purpose	4.19	2.7 to 6.0	8K	512	34	SDIP QFP	42 44
75P008	General-purpose; on-chip OTPROM	4.19	4.5 to 5.5	8K OTPROM	512	34	SDIP QFP	42 44
75028	A/D converter	4.19	2.7 to 6.0	8K	512	48	SDIP QFP	64 64
75P036	A/D converter; on-chip OTPROM	4.19	2.7 to 6.0	16K OTPROM	1024	48	SDIP QFP	64 64

Single-Chip Microcomputers

4-Bit, Single-Chip CMOS Microcomputers; 75xxx Series (cont)

Device (μ PD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X4)	I/O	Package †	Pins
75048	A/D converter; 1K x 4 EEPROM	4.19	2.7 to 6.0	8K	512	48	SDIP QFP	64 64
75P048 *	A/D converter; 1K x 4 EEPROM; on-chip OTPROM	4.19	2.7 to 6.0	8K OTPROM	512	48	SDIP QFP	64 64
75104	High-end with 8-bit instruction	4.19	2.7 to 6.0	4K	320	52	SDIP QFP	64 64
75104A	High-end with 8-bit instruction	4.19	2.7 to 6.0	4K	320	52	QFP	64
75106	High-end with 8-bit instruction	4.19	2.7 to 6.0	6K	320	52	SDIP QFP	64 64
75108	High-end with 8-bit instruction	4.19	2.7 to 6.0	8K	512	52	SDIP QFP	64 64
75108A	High-end with 8-bit instruction	4.19	2.7 to 6.0	8K	512	52	QFP	64
75108F	High-end with 8-bit instruction; high speed	4.19	2.7 to 5.0	8K	512	52	QFP	64
75P108	High-end with 8-bit instruction; on-chip OTPROM or UVEPROM	4.19	4.5 to 5.5	8K OTPROM 8K UVEPROM	512 512	52 52	SDIP QFP Shrink cerdip	64 64 64
75P108B	High-end with 8-bit instruction; on-chip OTPROM	4.19	2.7 to 6.0	8K OTPROM	512	52	SDIP QFP	64 64
75112	High-end with 8-bit instruction	4.19	2.7 to 6.0	12K	512	52	SDIP QFP	64 64
75112F	High-end with 8-bit instruction; high speed	4.19	2.7 to 5.0	12K	512	52	QFP	64
75116	High-end with 8-bit instruction	4.19	2.7 to 6.0	16K	512	52	SDIP QFP	64 64
75116F	High-end with 8-bit instruction; high speed	4.19	2.7 to 5.0	16K	512	52	QFP	64
75P116	High-end with 8-bit instruction; on-chip OTPROM	4.19	4.5 to 5.5	16K OTPROM	512	52	SDIP QFP	64 64
75116H	High-end with 8-bit instruction; high speed; low voltage	4.19	1.8 to 5.0	16K	768	52	QFP	64
75117H	High-end with 8-bit instruction; high speed; low voltage	4.19	1.8 to 5.0	24K	768	52	QFP	64
75P117H*	High-end with 8-bit instruction; high speed; low voltage; on-chip OTPROM	4.19	1.8 to 5.0	24K OTPROM	768	52	QFP	64
75206	FIP controller/driver	4.19	2.7 to 6.0	6K	369	28	SDIP QFP	64 64
75208	FIP controller/driver	4.19	2.7 to 6.0	8K	497	28	SDIP QFP	64 64

* Under development; consult your NEC Sales Office for availability.

4-Bit, Single-Chip CMOS Microcomputers; 75xxx Series (cont)

Device (μ PD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X4)	I/O	Package †	Pins
75212A	FIP controller/driver	4.19	2.7 to 6.0	12K	512	28	SDIP QFP	64 64
75216A	FIP controller/driver; on-chip OTPROM	4.19	2.7 to 6.0	16K	512	28	SDIP QFP	64 64
75P216A	FIP controller/driver; on-chip OTPROM	4.19	4.5 to 5.5	16K OTPROM	512	28	SDIP	64
75217	FIP controller/driver	4.19	2.7 to 6.0	24K	768	28	SDIP QFP	64 64
75218	FIP controller/driver	6.0	2.7 to 6.0	32K	1024	28	SDIP QFP	64 64
75P218	FIP controller/driver; on-chip OTPROM or UVEPROM	6.0	2.7 to 6.0	32K OTPROM	1024	28	SDIP QFP	64 64
				32K UVEPROM	1024	28	Ceramic LCC	64
75236	FIP controller/driver; A/D converter	4.19	2.7 to 6.0	16K	768	40	QFP	94
75237	FIP controller/driver; A/D converter	6.0	2.7 to 6.0	24K	1024	40	QFP	94
75238	FIP controller/driver; A/D converter	6.0	2.7 to 6.0	32K	1024	40	QFP	94
75P238	FIP controller/driver; A/D converter; on-chip OTPROM or UVEPROM	6.0	2.7 to 6.0	32K OTPROM	1024	40	QFP	94
				32K UVEPROM	1024	40	Ceramic LCC	94
75268	FIP controller/driver	4.19	2.7 to 6.0	8K	512	28	SDIP QFP	64 64
75304	LCD controller/driver	4.19	2.7 to 6.0	4K	512	32	QFP	80
75306	LCD controller/driver	4.19	2.7 to 6.0	6K	512	32	QFP	80
75308	LCD controller/driver	4.19	2.7 to 6.0	8K	512	32	QFP	80
75308B	LCD controller/driver; low voltage	4.19	2.0 to 6.0	8K	512	32	QFP	80
75P308	LCD controller/driver; on-chip OTPROM or UVEPROM	4.19	4.75 to 5.25	8K OTPROM	512	32	QFP	80
				8K UVEPROM	512	32	Ceramic LCC	80
75312	LCD controller/driver	4.19	2.7 to 6.0	12K	512	32	QFP	80
75316	LCD controller/driver	4.19	2.7 to 6.0	16K	512	32	QFP	80
75P316	LCD controller/driver; on-chip OTPROM	4.19	4.75 to 5.25	16K OTPROM	512	32	QFP	80
75P316A	LCD controller/driver; on-chip OTPROM or UVEPROM	4.19	2.7 to 6.0	16K OTPROM	512	32	QFP	80
				16K UVEPROM	512	32	Ceramic LCC	80
75328	LCD controller/driver; A/D converter	4.19	2.7 to 6.0	8K	512	36	QFP	80
75P328	LCD controller/driver; A/D converter; on-chip OTPROM	4.19	4.5 to 5.5	8K OTPROM	512	36	QFP	80
75336	LLCD controller/driver; A/D converter; high-end	4.19	2.7 to 6.0	16K	768	36	QFP	80

Single-Chip Microcomputers

4-Bit, Single-Chip CMOS Microcomputers; 75xxx Series (cont)

Device (μ PD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X4)	I/O	Package †	Pins
75P336	LCD controller/driver; A/D converter; high-end; on-chip OTPROM	4.19	2.7 to 6.0	16K OTPROM	768	36	QFP	80
75348	LCD controller/driver; DTMF, high-end	4.19	2.0 to 6.0	8K	1024	32	QFP	100
75352	LCD controller/driver; DTMF, high-end	4.19	2.0 to 6.0	12K	1024	32	QFP	100
75402A	Low-end	4.19	2.7 to 6.0	2K	64	22	DIP SDIP QFP	28 28 44
75P402	Low-end; on-chip OTPROM	4.19	4.5 to 5.5	2K OTPROM	64	22	DIP SDIP QFP	28 28 44
75512	High-end; A/D converter	4.19	2.7 to 6.0	12K	512	64	QFP	80
75516	High-end; A/D converter	4.19	2.7 to 6.0	16K	512	64	QFP	80
75P516	High-end; A/D converter; on-chip OTPROM or UVEPROM	4.19	4.75 to 5.5	16K OTPROM	512	64	QFP	80
				16K UVEPROM	512	64	Ceramic LCC	80
75517	High-end; A/D converter; high-speed	6.0	2.7 to 6.0	24K	1024	64	QFP	80
75518	High-end; A/D converter; high-speed	6.0	2.7 to 6.0	32K	1024	64	QFP	80
75P518	High-end; A/D converter; high-speed; on-chip OTPROM and UVEPROM	6.0	2.7 to 6.0	32K OTPROM	1024	64	QFP	80
				32K UVEPROM	1024	64	Ceramic LCC	80
75616	LCD controller/driver; DTMF, high-end; A/D converter	6.0	2.0 to 6.0	16K	1536	32	QFP	100
75617	LCD controller/driver; DTMF, high-end; A/D converter	6.0	2.0 to 6.0	24K	1536	32	QFP	100
75P618	LCD controller/driver; DTMF, high-end; A/D converter; on-chip OTPROM	6.0	2.0 to 6.0	32K OTPROM	2048	32	QFP	100

† Plastic unless ceramic (or cerdip) is specified.

8-Bit, Single-Chip CMOS Microcomputers; 78xx Series

Device (μ PD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X8)	I/O	Package †	Pins
78C10A	CMOS; A/D converter	15	4.5 to 5.5	External	256	32	QUIP SDIP QFP PLCC	64 64 64 68
78C11A	CMOS; A/D converter	15	4.5 to 5.5	4K	256	40	QUIP SDIP QFP PLCC	64 64 64 68

8-Bit, Single-Chip CMOS Microcomputers; 78xx Series (cont)

Device (μ PD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X8)	I/O	Package †	Pins
78C12A	CMOS; A/D converter	15	4.5 to 5.5	8K	256	40	QUIP SDIP QFP PLCC	64 64 64 68
78C14/8C14A	CMOS; A/D converter	15	4.5 to 5.5	16K	256	40	QUIP SDIP QFP PLCC	64 64 64 68
78CP14	CMOS; A/D converter; on-chip OTPROM or LVEEPROM	15	4.75 to 5.25	16K OTPROM	256	40	QUIP SDIP QFP PLCC	64 64 64 68
				16K LVEEPROM	256	40	Ceramic QUIP Shrink cerdip	64 64
78C17	CMOS; A/D converter	15	4.5 to 5.5	External	1024	40	QUIP SDIP QFP	64 64 64
78C18	CMOS; A/D converter	15	4.5 to 5.5	32K	1024	40	QUIP SDIP QFP	64 64 64
78CP18	CMOS; A/D converter; on-chip OTPROM or LVEEPROM	15	4.75 to 5.25	32K OTPROM	1024	40	QUIP SDIP QFP	64 64 64
				32K LVEEPROM	1024	40	Ceramic LCC	64

† Plastic unless ceramic (or cerdip) is specified.

8-Bit, Single-Chip CMOS Microcomputers; 782xx (K2) Series

Device (μ PD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X8)	I/O	Package †	Pins
78212	CMOS; A/D converter; advanced peripherals	12	4.5 to 5.5	8K	384	54	SDIP QUIP QFP QFP PLCC	64 64 64 74 68
78213	CMOS; A/D converter; advanced peripherals	12	4.5 to 5.5	External	512	36	SDIP QUIP QFP QFP PLCC	64 64 64 74 68
78214	CMOS; A/D converter; advanced peripherals	12	4.5 to 5.5	16K	512	54	SDIP QUIP QFP QFP PLCC	64 64 64 74 68
78P214	CMOS; A/D converter; advanced peripherals; on-chip OTPROM or LVEEPROM	12	4.5 to 5.5	16K OTPROM	512	54	SDIP QUIP QFP QFP PLCC	64 64 64 74 68
				16K LVEEPROM	512	54	Shrink cerdip	64
78217A	CMOS; A/D converter; advanced peripherals	12	4.5 to 5.5	External	1024	36	SDIP QFP	64 64

1

Single-Chip Microcomputers

8-Bit, Single-Chip CMOS Microcomputers; 782xx (K2) Series (cont)

Device (μ PD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X8)	I/O	Package †	Pins
78218A	CMOS; A/D converter; advanced peripherals	12	4.5 to 5.5	32K	1024	54	SDIP	64
							QFP	64
78P218A	CMOS; A/D converter; advanced peripherals; on-chip OTPROM or UVEPROM	12	4.5 to 5.5	32K OTPROM	1024	54	SDIP	64
				32K UVEPROM	1024	54	Shrink cerdip	64
78220	CMOS; analog comparator; large I/O	12	4.5 to 5.5	External	640	53	PLCC	84
							QFP	94
78224	CMOS; analog comparator; large I/O	12	4.5 to 5.5	16K	640	71	PLCC	84
							QFP	94
78P224	CMOS; analog comparator; large I/O; on-chip OTPROM	12	4.5 to 5.5	16K OTPROM	640	71	PLCC	84
							QFP	94
78233	CMOS; real-time outputs; A/D and D/A converters	12	4.5 to 5.5	External	640	46	QFP	80
							QFP	94
							PLCC	84
78234	CMOS; real-time outputs; A/D and D/A converters	12	4.5 to 5.5	16K	640	64	QFP	80
							QFP	94
							PLCC	84
78237	CMOS; real-time outputs; A/D and D/A converters	12	4.5 to 5.5	External	1024	64	QFP	80
							QFP	94
							PLCC	84
78238	CMOS; real-time outputs; A/D and D/A converters	12	4.5 to 5.5	32K	1024	64	QFP	80
							QFP	94
							PLCC	84
78P238	CMOS; real-time outputs; A/D and D/A converters; on-chip OTPROM or UVEPROM	12	4.5 to 5.5	32K OTPROM	1024	64	QFP	80
							QFP	94
				32K UVEPROM	1024	64	Ceramic LCC	94
78243	CMOS; A/D converter; EEPROM	12	4.5 to 5.5	External	512	36	SDIP	64
					512		QFP	64
					EEPROM			
78244	CMOS; A/D converter; EEPROM	12	4.5 to 5.5	16K	512	54	SDIP	64
					512		QFP	64
					EEPROM			

† Plastic unless ceramic (or cerdip) is specified.

8/16-Bit, Single-Chip CMOS Microcomputers; 783xx (K3) Series

Device (μ PD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X8)	I/O	Package †	Pins
78310A	Real-time motor control	12	4.5 to 5.5	External	256	48	SDIP	64
							QUIP	64
							QFP	64
							PLCC	68
78312A	Real-time motor control	12	4.5 to 5.5	8K	256	48	SDIP	64
							QUIP	64
							QFP	64
							PLCC	68

8/16-Bit, Single-Chip CMOS Microcomputers; 783xx (K3) Series

Device (μPD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X8)	I/O	Package †	Pins
78P312A	Real-time motor control; on-chip OTPROM or UVEPROM	12	4.5 to 5.5	8K UVEPROM	256	48	Shrink cerdip Ceramic QUIP	64 64
				8K OTPROM	256	48	SDIP QUIP QFP PLCC	64 64 64 68
78320	Real-time control; A/D converter	16	4.5 to 5.5	External	640	37	QFP PLCC	74 68
78322	Real-time control; A/D converter	16	4.5 to 5.5	16K	640	55	QFP PLCC	74 68
78P322	Real-time control; A/D converter; on-chip OTPROM or UVEPROM	16	4.5 to 5.5	16K OTPROM	640	55	QFP PLCC	74 68
				16K UVEPROM	640	55	Ceramic LCC Ceramic LCC	68 74
78323	Real-time control; A/D converter	16	4.5 to 5.5	External	1024	37	QFP PLCC	74 68
78324	Real-time control; A/D converter	16	4.5 to 5.5	32K	1024	55	QFP PLCC	74 68
78P324	Real-time control; A/D converter	16	4.5 to 5.5	32K OTPROM	1024	55	QFP PLCC	74 68
				32K UVEPROM	1024	55	Ceramic LCC Ceramic LCC	68 74
78327	Real-time control; A/D converter; enhanced real-time output	16	4.5 to 5.5	External	512	34	SDIP QFP	64 64
78328	Real-time control; A/D converter; enhanced real-time output	16	4.5 to 5.5	16K	512	52	SDIP QFP	64 64
78P328	Real-time control; A/D converter; enhanced real-time output; on-chip OTPROM or UVEPROM	16	4.5 to 5.5	16K OTPROM	512	52	SDIP QFP	64 64
				16K UVEPROM	512	52	Ceramic SDIP	64
78330	Real-time control; A/D converter, enhanced real-time pulse unit	16	4.5 to 5.5	External	1024	52	QFP PLCC	94 84
78334	Real-time control; A/D converter, enhanced real-time pulse unit	16	4.5 to 5.5	32K	1024	70	QFP PLCC	94 84
78P334	Real-time control; A/D converter, enhanced real-time pulse unit; on-chip OTPROM or UVEPROM	16	4.5 to 5.5	32K OTPROM	1024	70	QFP PLCC	94 84
				32K UVEPROM	1024	70	Ceramic LCC Ceramic LCC	94 84
78350	High speed; multiply and accumulate instruction	25	4.5 to 5.5	External	640	30	QFP	64
78P352	High speed; multiply and accumulate instruction; on-chip OTPROM	25	4.5 to 5.5	32K OTPROM	640	50	QFP	64

V-Series and RISC Microprocessors and Peripherals

V-Series CMOS Microprocessors

Device, μPD	Features	Data Bits	Clock (MHz)	Package †	Pins
70108 (V20)	8088 compatible; enhanced	8/16	8 or 10	DIP	40
				Ceramic DIP	40
				QFP	52
				PLCC	44
70108H (V20H)	Fully static; pin compatible with 80C88 enhanced microprocessor	8/16	10, 12, 16	DIP	40
				QFP	52
				PLCC	44
70116 (V30)	8086 compatible; enhanced	16	8 or 10	DIP	40
				Ceramic DIP	40
				QFP	52
				PLCC	44
70116H (V30H)	Fully static; pin compatible with 80C86 enhanced microprocessor	16	10, 12, 16	DIP	40
				QFP	52
				PLCC	44
70208 (V40)	MS-DOS, V20 compatible CPU with peripherals	8/16	8 or 10	Ceramic PGA	68
				PLCC	68
				QFP	80
70208H (V40H)	Fully static; low power; 80C88 compatible CPU plus peripherals	8/16	10, 12, 16	Ceramic PGA	68
				PLCC	68
				QFP	80
70216 (V50)	MS-DOS, V30 compatible CPU with peripherals	16/16	8 or 10	PGA	68
				PLCC	68
				QFP	80
70216H (V50H)	Fully static; low power; 80C88 compatible CPU plus peripherals	16	10, 12, 16	Ceramic PGA	68
				PLCC	68
				QFP	80
70136 (V33)	Hardwired, enhanced V30	8 and 16 dynamic	12 or 16	PGA	68
				PLCC	68
70236 (V53)	V33 core-based; high-integration; DMA, serial I/O, interrupt controller, etc.	8 and 16 dynamic	10, 12, 16	Ceramic PGA	132
70320 (V25)	MS-DOS compatible microcontroller; high-integration; DMA, serial I/O, interrupt controller, etc.	8/16	5 or 8	PLCC	84
				QFP	94
70330 (V35)	MS-DOS compatible microcontroller; high-integration; DMA, serial I/O, interrupt controller, etc.	16	8	PLCC	84
				QFP	94
70325 (V25 Plus)	MS-DOS compatible microcontroller; high-integration; high-speed DMA	8/16	8 or 10	PLCC	84
				QFP	94
70335 (V35 Plus)	MS-DOS compatible microcontroller; high-integration; high-speed DMA	16	8 or 10	PLCC	84
				QFP	94
70327 (V25 Software Guard)	MS-DOS compatible microcontroller; high-integration; software protection	8/16	8	PLCC	84
				QFP	94
70337 (V35 Software Guard)	MS-DOS compatible microcontroller; high-integration; software protection	16	8	PLCC	84
				QFP	94

† Plastic unless ceramic (or cerdip) is specified.

V-Series CMOS System Support Products

Device, μPD	Features	Data Bits	Clock (MHz)	Package †	Pins
71011	Clock Pulse Generator/Driver	—	20	DIP SOP	18 20
71037	Programmable DMA Controller	8	10	DIP QFP PLCC	40 40 44
71051	Serial Control Unit	8	8/10	DIP QFP PLCC	28 44 28
71054	Programmable Timer/Controller	8	8/10	DIP QFP PLCC	24 44 28
71055	Parallel Interface Unit	8	8/10	DIP QFP PLCC	40 44 44
71059	Interrupt Control Unit	8	8/10	DIP QFP PLCC	28 44 28
71071	DMA Controller	8/16	8/10	DIP Ceramic DIP QFP PLCC	48 48 52 52
71082	Transparent Latch	8	8	DIP SOP	20 20
71083	Transparent Latch	8	8	DIP SOP	20 20
71084	Clock Pulse Generator/Driver	—	25	DIP SOP	18 20
71086	Bus Buffer/Driver	8	8	DIP SOP	18 20
71087	Bus Buffer/Driver	8	8	DIP SOP	20 20
71088	System Bus Controller	—	8/10	DIP SOP	20 20
71101	Complex Peripheral Unit; serial, parallel, timer, interrupt	8	10	QFP	120
71641	Cache Memory Controller	8/16/32	25	PGA	132
72291	Floating Point Coprocessor for V33/V53	16	16	PGA	68
9335	Numeric Interface Adapter for V40/V50 ↔ i8087	—	8	DIP	20

† Plastic unless ceramic (or cerdip) is specified.

V-Series and RISC Microprocessors and Peripherals

RISC Microprocessors and Peripherals

Device	Name	Clock	Package	Pins
μ PD30310 (V _R 3000A)	RISC Microprocessor	25 MHz	PQFP	160
		25, 33 MHz	PPGA or CPGA	175
		40 MHz	CPGA	175
μ PD30311 (V _R 3010A)	Floating-Point Processor	25 MHz	PQFP	160
		25, 33 MHz	PPGA or CPGA	84
		40 MHz	CPGA	84
μ PD30361 (V _R 3600)	RISC Microprocessor	25, 33 MHz	PPGA	175
		40 MHz	CPGA	175
μ PD30362 (V _R 3600)	RISC Microprocessor	25, 33 MHz	PPGA	175
		40 MHz	CPGA	175
μ PD31311	Bus Interface Unit	25, 33 MHz	PPGA	208
μ PD46710	16K x 10-Bit x 2 SRAM	Access time: 12, 15, 20 ns	PLCC	52
μ PD46741	8K x 20-Bit x 2 SRAM	Access time: 12, 15, 20 ns	PLCC	68
μ PD30400 (V _R 4000PC)	RISC Microprocessor	50, 66, 75 MHz	CPGA	179
μ PD30401 (V _R 4000SC)	RISC Microprocessor	50, 66, 75 MHz	CPGA or LGA	447
μ PD30402 (V _R 4000MC)	RISC Microprocessor	50, 66, 75 MHz	CPGA or LGA	447

Communications Controllers

Device, μ PD	Name	Description	Maximum Data Rate	Package †	Pins
72001	CMOS, Advanced Multiprotocol Serial Communications Controller	Functional superset of 8530; 8086/V30 interface; two full-duplex serial channels; two DPLLs; two baud-rate generators per channel; loopback test mode; short frame and mark idle detection	2.5 Mb/s	DIP	40
				QFP	52
				PLCC	52
72002	CMOS, Advanced Multiprotocol Serial Communications Controller	Low-cost, single-channel version of 72001; software compatible; direct interface to 71071/8237 DMA controllers	2.5 Mb/s	DIP	40
				QFP	44
				PLCC	44
72103	CMOS, HDLC Controller	Single full-duplex serial channel; on-chip DMA controller	4 Mb/s	SDIP	64
				PLCC	68
				QFP	80

Graphics Controllers

Device, μ PD	Name	Description	Maximum Drawing Rate	Package †	Pins
7220A	High-Performance Graphics Display Controller	General-purpose, high-integration controller; hardwired support for lines, arc/circles, rectangles, and graphics characters; 1024x1024 pixel display with four planes	500 ns/dot	Ceramic DIP	40
72020	Graphics Display Controller	CMOS 7220A with 2M video memory; dual-port RAM control; write-masking on any bit; enhanced external sync	500 ns/dot	DIP	40
				QFP	52
72120	Advanced Graphics Display Controller	High-speed graphics operations including paint, area fill, slant, arbitrary angle rotate, up to 16x enlargement and reduction; dual-port RAM control; CMOS	500 ns/dot	PLCC	84
				QFP	94
72123	Advanced Graphics Display Controller II	Enhanced 72120; expanded command set; improved painting performance; laser printer interface controls; CMOS	400 ns/dot	PLCC	84
				QFP	94

Advanced Compression/Expansion Engine

Device, μ PD	Name	Description	Package †	Pins
72185	Advanced Compression/Expansion Engine (ACEE)	High-speed CCITT Group 3/4 bit-map image compression/expansion (A4 test chart, 400 PPI x 400 LPI in under 1 second); 32K-pixel line length; 32-megabyte image memory; on-chip DMA and refresh timing generator; CMOS	SDIP	64
			PLCC	68
			QFP	80
72186	High-Speed Advanced Compression/Expansion Engine	High-speed upgrade of 72185 (A4 test chart, 400 PPI x 400 LPI in 0.5 second average); software compatible with 72185; separate image address and data buses	QFP	100

† Plastic unless ceramic (or cerdip) is specified.

Intelligent Peripheral Devices (IPD)

Floppy-Disk Controllers

Device, μ PD	Name	Description	Maximum Transfer Rate	Package †	Pins
765A/B	Floppy-Disk Controller	Industry-standard controller supporting IBM 3740 and IBM System 34 double-density format; enhanced 765B supports multitasking applications	500 kb/s	DIP	40
72064	Floppy-Disk Controller	CMOS; all features of 72068 with complete AT register set and 48-mA drivers. Pin compatible with WD 37C65/A/B but with higher performance DPLL and reliable multitasking operation	500 kb/s	PLCC QFP	44 52
72065/65B	CMOS Floppy-Disk Controller	100% 765A/B microcode compatible; compatible with 808x microprocessor families	500 kb/s	DIP PLCC QFP	40 44 52
72070	High-Capacity Universal Floppy-Disk Controller (UFDC)	Single-chip FDC solution for high-capacity FDDs of various types, conventional FDDs; DPLL; 1.25 Mb/s data rate; perpendicular recording format	24 MHz	QFP	64

SCSI Controllers

Device, μ PD	Name	Description	Maximum Read/Write Clock	Package †	Pins
72111	Small Computer System Interface (SCSI) Controller	Selectable 8/16-bit data bus width; 16 high-level commands for reduced CPU load; single-command automatic execution; 4-Mb sync/async; CMOS	16 MHz	SDIP PLCC QFP	64 68 74
72611	Small Computer System Interface-2 (SCSI-2) Controller	8/16/32-bit host data bus; supports fast SCSI, command queuing, single and automatic execution	20 MHz	QFP	100

† Plastic unless ceramic (or cerdip) is specified.

Digital Signal Processors

Device, μPD	Description	Instruction Cycle (ns)	Instruction ROM (Bits)	Data ROM (Bits)	Data RAM (Bits)	Package †	Pins
7720A	16-bit fixed-point DSP; NMOS	240	512 x 23	510 x 13	128 x 16	DIP	28
77C20A	16-bit fixed-point DSP; CMOS	244	512 x 23	510 x 13	128 x 16	DIP PLCC SOP PLCC	28 28 32 44
77P20	16-bit fixed-point DSP; NMOS	244	512 x 23 UVEPROM	510 x 13 UVEPROM	128 x 16	Cerdip	28
77C25	16-bit fixed-point DSP; CMOS	122/100	2048 x 24	1024 x 16	256 x 16	DIP SOP PLCC	28 32 44
77P25	16-bit fixed-point DSP; CMOS	122/100	2048 x 24 OTEPROM	1024 x 16 OTEPROM	256 x 16	DIP SOP PLCC	28 32 44
			2048 x 24 UVEPROM	1024 x 16 UVEPROM	256 x 16	Cerdip	28
77220	24-bit fixed-point DSP; CMOS	122/100	2048 x 32	1024 x 24	512 x 24	Ceramic PGA PLCC	68 68
77P220L	24-bit fixed-point DSP; CMOS	122/100	2048 x 32 OTEPROM	1024 x 24 OTEPROM	512 x 24	PLCC	68
77P220R	24-bit fixed-point DSP; CMOS	122/100	2048 x 32 UVEPROM	1024 x 24 UVEPROM	512 x 24	Ceramic PGA	68
77230AR	32-bit floating-point DSP; CMOS	150	2048 x 32	1024 x 32	1024 x 32	Ceramic PGA	68
77230AR-003	32-bit floating-point DSP; CMOS; standard library software	150	n/a	n/a	n/a	Ceramic PGA	68
77P230R	32-bit floating-point DSP; CMOS	150	2048 x 32 UVEPROM	1024 x 32 UVEPROM	1024 x 32	Ceramic PGA	68
77240	32-bit floating-point DSP; CMOS	90	64K x 32 external	n/a	16M x 32 external	Ceramic PGA	132
77810	16-bit fixed-point modem DSP; CMOS	181	2048 x 24	1024 x 16	256 x 16	Ceramic PGA PLCC	68 68
7281	Image pipelined processor; NMOS	5-MHz clock	n/a	n/a	512 x 18	Ceramic DIP	40
9305	Support device for μPD7281 processors; CMOS	10-MHz clock	n/a	n/a	n/a	Ceramic PGA	132

† Plastic unless ceramic (or cerdip) is specified.

DSP and Speech Products

Speech Processors

Device, μ PD	Name	Technology	Bit Rate (kb/s)	Data ROM (Bits)	Package †	Pins
77C30	ADPCM Speech Encoder/Decoder	NMOS	32, 24	—	DIP PLCC	28 44
7755	ADPCM Speech Processor	CMOS	10-32	96K	DIP SOP	18 24
7756	ADPCM Speech Processor	CMOS	10-32	256K	DIP SOP	18 24
77P56	ADPCM Speech Processor	CMOS	10-32	256K OTPROM	DIP SOP	20 24
7757	ADPCM Speech Processor	CMOS	10-32	512K	DIP SOP	18 24
7758	ADPCM Speech Processor	CMOS	10-32	1M	DIP SOP	18 24
7759	ADPCM Speech Processor	CMOS	10-32	1024K External RAM	DIP QFP	40 52
77501	ADPCM Record and Playback Speech Processor	CMOS	12, 18, 24	16M DRAM 1M SRAM External RAM	QFP	80
77522	ADPCM Codec	CMOS	32	—	SOP	28

† Plastic unless ceramic (or cerdip) is specified.

V-Series Microprocessors

Device (Note 1)	Full Emulator	Full Emulator Probe	Mini-IE Emulator	Mini-IE Probe	Evaluation Boards	EPROM Device	Relocatable Assembler (Note 11)	C Compiler (Note 12)
μPD70136GJ-12	IE-70136-A016	EP-70136L-A (Note 2)	IE-70136-PC	EP-70136L-PC (Note 2)	DDK-70136	—	RA70136	CC70136
μPD70136GJ-16	IE-70136-A016	EP-70136L-A (Note 2)	IE-70136-PC	EP-70136L-PC (Note 2)	DDK-70136	—	RA70136	CC70136
μPD70136L-16	IE-70136-A016	EP-70136L-A	IE-70136-PC	EP-70136L-PC	DDK-70136	—	RA70136	CC70136
μPD70136L-12	IE-70136-A016	EP-70136L-A	IE-70136-PC	EP-70136L-PC	DDK-70136	—	RA70136	CC70136
μPD70136R-12	IE-70136-A016	EP-70136L-A (Note 3)	IE-70136-PC	EP-70136L-PC (Note 3)	DDK-70136	—	RA70136	CC70136
μPD70136R-16	IE-70136-A016	EP-70136L-A (Note 3)	IE-70136-PC	EP-70136L-PC (Note 3)	DDK-70136	—	RA70136	CC70136
μPD70208GF-8	IE-70208-A010	—	EB-V40MINI-IE	—	EB-70208	—	RA70116	CC70116
μPD70208GF-10	IE-70208-A010	—	EB-V40MINI-IE	—	EB-70208	—	RA70116	CC70116
μPD70208L-8	IE-70208-A010	IE-70000-2958	EB-V40MINI-IE	ADAPT68PGA 68PLCC (Note 4)	EB-70208	—	RA70116	CC70116
μPD70208L-10	IE-70208-A010	IE-70000-2958	EB-V40MINI-IE	ADAPT68PGA 68PLCC (Note 4)	EB-70208	—	RA70116	CC70116
μPD70208R-8	IE-70208-A010	IE-70000-2959	EB-V40MINI-IE	(Note 4)	EB-70208	—	RA70116	CC70116
μPD70208R-10	IE-70208-A010	IE-70000-2959	EB-V40MINI-IE	(Note 4)	EB-70208	—	RA70116	CC70116
μPD70216GF-8	IE-70216-A010	EP-70320J	EB-V50MINI-IE	—	EB70216	—	RA70116	CC70116
μPD70216GF-10	IE-70216-A010	EP-70320J	EB-V50MINI-IE	—	EB70216	—	RA70116	CC70116
μPD70216L-8	IE-70216-A010	IE-70000-2958	EB-V50MINI-IE	ADAPT68PGA 68PLCC (Note 4)	EB70216	—	RA70116	CC70116
μPD70216L-10	IE-70216-A010	IE-70000-2958	EB-V50MINI-IE	ADAPT68PGA 68PLCC (Note 4)	EB70216	—	RA70116	CC70116
μPD70216R-8	IE-70216-A010	IE-70000-2959	EB-V50MINI-IE	(Note 4)	EB70216	—	RA70116	CC70116
μPD70216R-10	IE-70216-A010	IE-70000-2959	EB-V50MINI-IE	(Note 4)	EB70216	—	RA70116	CC70116
μPD70236GD-10	IE-70236-BX	EV-9500GD-120 (Note 16)	—	—	DDK-70236	—	RA70136	CC70136
μPD70236GD-12	IE-70236-BX	EV-9500GD-120 (Note 16)	—	—	DDK-70236	—	RA70136	CC70136
μPD70236GD-16	IE-70236-BX	EV-9500GD-120 (Note 16)	—	—	DDK-70236	—	RA70136	CC70136

Development Tools for Micro Products

V-Series Microprocessors (cont)

Device (Note 1)	Full Emulator	Full Emulator Probe	Mini-IE Emulator	Mini-IE Probe	Evaluation Boards	EPROM Device	Relocatable Assembler (Note 11)	C Compiler (Note 12)
μ PD70236R-10	IE-70236-BX	(Note 15)	—	—	DDK-70236	—	RA70136	CC70136
μ PD70236R-12	IE-70236-BX	(Note 15)	—	—	DDK-70236	—	RA70136	CC70136
μ PD70236R-16	IE-70236-BX	(Note 15)	—	—	DDK-70236	—	RA70136	CC70136
μ PD70320GJ	IE-70320-A008	EP-70320GJ (Note 5)	EB-V25MINI-IE-P	EP-70320GJ (Note 6)	DDK-70320	—	RA70320	CC70116
μ PD70320GJ-8	IE-70320-A008	EP-70320GJ (Note 5)	EB-V25MINI-IE-P	EP-70320GJ (Note 6)	DDK-70320	—	RA70320	CC70116
μ PD70320L	IE-70320-A008	EP-70320L	EB-V25MINI-IE-P	(Note 7)	DDK-70320	—	RA70320	CC70116
μ PD70320L-8	IE-70320-A008	EP-70320L	EB-V25MINI-IE-P	(Note 7)	DDK-70320	—	RA70320	CC70116
μ PD70322GJ	IE-70320-A008	EV-9500GJ-94 (Note 14)	EB-V25MINI-IE-P	EP-70320GJ (Note 6)	DDK-70320	—	RA70320	CC70116
μ PD70322GJ-8	IE-70320-A008	EP-70320GJ	EB-V25MINI-IE-P	EP-70320GJ	DDK-70320	—	RA70320	CC70116
μ PD70322L	IE-70320-A008	(Note 13)	EB-V25MINI-IE-P	(Note 7)	DDK-70320	70P322K (Note 10)	RA70320	CC70116
μ PD70322L-8	IE-70320-A008	(Note 13)	EB-V25MINI-IE-P	(Note 7)	DDK-70320	70P322K (Note 10)	RA70320	CC70116
μ PD70325GJ-8	IE-70325-BX	EV-9500GJ-94 (Note 14)	EB-V25MINI-IE-P	EP-70320GJ (Note 6)	DDK-70325	—	RA70320	CC70116
μ PD70325GJ-10	IE-70325-BX (Note 8)	EV-9500GJ-94 (Note 14)	EB-V25MINI-IE-P	EP-70320GJ (Note 6)	DDK-70325	—	RA70320	CC70116
μ PD70325L-8	IE-70325-BX	(Note 13)	EB-V25MINI-IE-P	EP-70320GJ (Note 6)	DDK-70325	—	RA70320	CC70116
μ PD70325L-10	IE-70325-BX (Note 8)	(Note 13)	EB-V25MINI-IE-P	EP-70320GJ (Note 6)	DDK-70325	—	RA70320	CC70116
μ PD70327GJ-8 (Note 9)	IE-70320-A008	EP-70320GJ (Note 5)	EB-V25MINI-IE-P	EP-70320GJ (Note 6)	—	—	RA70320	CC70116
μ PD70327L-8 (Note 9)	IE-70230-A008	EP-70320L	EB-V25MINI-IE-P	(Note 7)	—	—	RA70320	CC70116
μ PD70330GJ-8	IE-70330-A008	EP-70320GJ (Note 5)	EB-V35MINI-IE-P	EP-70320GJ (Note 6)	DDK-70330	—	RA70320	CC70116
μ PD70330L-8	IE-70330-A008	EP-70320L	EB-V35MINI-IE-P	(Note 7)	DDK-70330	—	RA70320	CC70116
μ PD70332GJ-8	IE-70330-A008	EP-70320GJ (Note 5)	EB-V35MINI-IE-P	EP-70320GJ (Note 6)	DDK-70330	—	RA70320	CC70116
μ PD70332L-8	IE-70330-A008	EP-70320L	EB-V35MINI-IE-P	(Note 7)	DDK-70330	70P322K (Note 10)	RA70320	CC70116
μ PD70335GJ-8	IE-70335-BX	EV-9500GJ-94 (Note 14)	EB-V35MINI-IE-P	EP-70320GJ (Note 6)	DDK-70330	—	RA70320	CC70116

V-Series Microprocessors (cont)

Device (Note 1)	Full Emulator	Full Emulator Probe	Mini-IE Emulator	Mini-IE Probe	Evaluation Boards	EPROM Device	Relocatable Assembler (Note 11)	C Compiler (Note 12)
μ PD70335GJ-10	IE-70335-BX (Note 8)EV- 9500GJ-94 (Note 14)	EV-9500GJ- 94 (Note 14)	EP-V35MINI- IE-P	EP-70320GJ (Note 6)	DDK-70330	—	RA70320	CC70116
μ PD70335L-8	IE-70335-BX	(Note 13)	EB-V35MINI- IE-P	EP-70320GJ (Note 6)	DDK-70330	—	RA70320	CC70116
μ PD70335L-10	IE-70335-BX (Note 8)	(Note 13)	EB-V35MINI- IE-P	EP-70320GJ (Note 6)	DDK-70330	—	RA70320	CC70116
μ PD70337GJ-8 (Note 9)	IE-70330- A008	EP-70320GJ (Note 5)	EB-V35MINI- IE-P	EP-70320GJ (Note 6)	—	—	RA70320	CC70116
μ PD70337L-8 (Note 9)	IE-70330- A008	EP-70320L	EB-V35MINI- IE-P	(Note 7)	—	—	RA70320	CC70116

Notes:

- (1) Packages:
 - GF 80-pin plastic QFP
 - GJ 74-pin or 94-pin plastic QFP
 - K 84-pin ceramic LCC with window
 - L 68-pin or 84-pin plastic LCC
 - R 68-pin PGA
- (2) The EP-70136GL-A and EP-70136L-PC contain both a 68-pin PLCC probe and an adapter which converts the 68-pin PLCC probes to a 74-pin QFP footprint.
- (3) 68-pin PGA parts are supported by using the EP-70136L-A PLCC probe or EP-70136L-PC PLCC probe, plus a PLCC socket with a PGA-pinout. A PLCC socket of this type is supplied with the EP-70136L-A.
- (4) The EB-V40 MINI-IE and EB-V50 MINI-IE support PGA packages directly; the ADAPT68PGA68PLCC adapter converts the PGA-pinout on the MINI-IE to a PLCC footprint. This adapter is supplied with the MINI-IE.
- (5) The EP-70320GJ is an adapter to the EP-70320L, which converts 84-pin PLCC probes to a 94-pin QFP footprint. For GJ parts, both the PLCC probe and the adapter are needed.
- (6) The EP-70320GJ adapter can be used to convert the supplied 84-pin PLCC cable of the EB-V25 MINI-IE-P or EB-V35 MINI-IE-P to a 94-pin QFP.
- (7) The EB-V25 MINI-IE-P and EB-V35 MINI-IE-P are supplied with an 84-pin PLCC cable.
- (8) Contact your local NEC Sales Office for the latest information on 10-MHz emulation.
- (9) Development for the μ PD70327 or μ PD70337 can be done using the appropriate μ PD70320 or μ PD70330 tools; however, debugging the programs in the Software Guard mode is not supported at this time.
- (10) The μ PD70P322K EPROM device can be used for both μ PD70322 and μ PD70332 emulation. The μ PD70P322K EPROM device can be programmed by using the PA-70P322L Programming Adapter and the PG-1500 EPROM Programmer.
- (11) The following relocatable assemblers are available:

RA70116-D52	For V20 [®] /V30 [®] /	(MS-DOS [®])
RA70116-VVT1	V40 [™] /V50 [™]	(VAX/VMS [®])
RA70116-VXT1		(VAX/UNIX [®] 4.2 BSD or Ultrix [™])
RA70136-D52	For V33 [™] /V53 [™]	(MS-DOS)
RA70136-VVT1		(VAX/VMS)
RA70136-VXT1		(VAX/UNIX 4.2 BSD or Ultrix)
RA70320-D52	For V25 [™] /V35 [™]	(MS-DOS)
RA70320-VVT1		(VAX/VMS)
RA70320-VXT1		(VAX/UNIX 4.2 BSD or Ultrix)
- (12) The following C compilers are available:

CC70116-D52	For V20 [®] /V30 [®] /	(MS-DOS)
CC70116-VVT1	V40 [™] /V50 [™]	(VAX/VMS)
CC70116-VXT1		(VAX/UNIX 4.2 BSD or Ultrix)
CC70136-D52	For V33 [™] /V53 [™]	(MS-DOS)
CC70136-VVT1		(VAX/VMS)
CC70136-VXT1		(VAX/UNIX 4.2 BSD or Ultrix)
- (13) 84-pin PLCC probe shipped with IE-70325-BX and IE-70335-BX.
- (14) The EV-9500GJ-94 is an adapter that converts the 84-pin PLCC probe to a 94-pin QFP. Target sockets must also be purchased to mate to this adapter. Target sockets are sold in packs of five as part number EV-92006-94x5.
- (15) The IE-70236-BX is shipped with the 132-pin PGA probe.
- (16) The EV-9500GD-120 is an adapter that converts the 132-pin PGA probe to a 120-pin QFP. Target sockets must also be purchased to mate to this adapter. Target sockets are sold in packs of five as part number EV-9200GD-120.

Development Tools for Micro Products

75xx Series Single-Chip Microcomputers

Device (Note 1)	Emulator*	Add-on Board*	System Evaluation Board	EPROM/OTP Device	PG-1500 Adapter (Note 2)	Absolute Assembler (Note 3)
μPD7502AGF-3B8	EVAKIT-7500B	EV-7514	SE-7514-A	—	—	ASM75
μPD7503AGF-3B8	EVAKIT-7500B	EV-7514	SE-7514-A	—	—	ASM75
μPD7507BCU	EVAKIT-7500B	—	—	—	—	ASM75
μPD7507BGB-3B4	EVAKIT-7500B	—	—	—	—	ASM75
μPD7508BCU	EVAKIT-7500B	—	—	—	—	ASM75
μPD7508BGB-3B4	EVAKIT-7500B	—	—	—	—	ASM75
μPD7533C	EVAKIT-7500B	EV-7533	—	μPD75CG33E	—	ASM75
μPD7533CU	EVAKIT-7500B	EV-7533	—	—	—	ASM75
μPD7533G-22	EVAKIT-7500B	EV-7533	—	—	—	ASM75
μPD75CG33E	EVAKIT-7500B	EV-7533	—	—	—	ASM75
μPD7554CS	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P54CS	PA-75P54CS	ASM75
μPD7554G	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P54G	PA-75P54CS	ASM75
μPD7554ACS	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P54CS	PA-75P54CS	ASM75
μPD7554AG	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P54G	PA-75P54CS	ASM75
μPD75P54CS	EVAKIT-7500B	EV-7554A	—	—	—	ASM75
μPD75P54G	EVAKIT-7500B	EV-7554A	—	—	—	ASM75
μPD7556CS	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P56CS	PA-75P56CS	ASM75
μPD7556G	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P56G	PA-75P56CS	ASM75
μPD7556ACS	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P56CS	PA-75P56CS	ASM75
μPD7556AG	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P56G	PA-75P56CS	ASM75
μPD75P56CS	EVAKIT-7500B	EV-7554A	—	—	—	ASM75
μPD75P56G	EVAKIT-7500B	EV-7554A	—	—	—	ASM75
μPD7564CS	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P64CS	PA-75P54CS	ASM75
μPD7564G	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P64G	PA-75P54CS	ASM75
μPD7564ACS	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P64CS	PA-75P54CS	ASM75
μPD7564AG	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P64G	PA-75P54CS	ASM75
μPD75P64CS	EVAKIT-7500B	EV-7554A	—	—	—	ASM75
μPD75P64G	EVAKIT-7500B	EV-7554A	—	—	—	ASM75
μPD7566CS	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P66CS	PA-75P56CS	ASM75
μPD7566G	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P66G	PA-75P56CS	ASM75
μPD7566ACS	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P66CS	PA-75P56CS	ASM75
μPD7566AG	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P66G	PA-75P56CS	ASM75

75xx Series Single-Chip Microcomputers (cont)

Device (Note 1)	Emulator*	Add-on Board*	System Evaluation Board	EPROM/OTP Device	PG-1500 Adapter (Note 2)	Absolute Assembler (Note 3)
μ PD75P66CS	EVAKIT-7500B	EV-7554A	—	—	—	ASM75
μ PD75P66G	EVAKIT-7500B	EV-7554A	—	—	—	ASM75

Notes:

(1) Packages:

C	42-pin plastic DIP (μ PD7533)
CS	20-pin plastic shrink DIP (μ PD7554/54A/P54/64/64A/P64)
	24-pin plastic shrink DIP (μ PD7556/56A/P56/66/66A/P66)
CU	40-pin plastic shrink DIP (μ PD7507B/08B)
	42-pin plastic shrink DIP (μ PD7533)
E	42-pin ceramic piggy-back DIP (μ PD7533)
G	20-pin plastic SO (μ PD7554/54A/P54/64/64A/P64)
	24-pin plastic SO (μ PD7556/56A/P56/66/66A/P66)
G-22	44-pin plastic QFP (1.45 mm thick)
GB-3B4	44-pin plastic QFP (2.7 mm thick)
GF-3B8	64-pin plastic QFP (2.7 mm thick)

(2) By using the specified adapter, the PG-1500 EPROM programmer can be used to program the OTP device.

(3) The ASM75 Absolute Assembler is provided to run under the MS-DOS® operating system. (ASM75-D52).

Development Tools for Micro Products

75xxx Series Single-Chip Microcomputers

Device (Note 5)	Emulator*	Emulation Probe*	Optional Socket Adapter (Note 1)	EPROM/OTP Device (NOTE 2)	Relocatable Assembler (Note 3)	Structured Assembler (Note 4)
μPD75004CU	IE-75000-R	EP-75008CU-R	—	μPD75P008CU	RA75X	ST75X
μPD75004GB-3B4	IE-75000-R	EP-75008GB-R	EV-9200G-44	μPD75P008GB	RA75X	ST75X
μPD75006CU	IE-75000-R	EP-75008CU-R	—	μPD75P008CU	RA75X	ST75X
μPD75006GB-3B4	IE-75000-R	EP-75008GB-R	EV-9200G-44	μPD75P008GB	RA75X	ST75X
μPD75008CU	IE-75000-R	EP-75008CU-R	—	μPD75P008CU	RA75X	ST75X
μPD75008GB-3B4	IE-75000-R	EP-75008GB-R	EV-9200G-44	μPD75P008GB	RA75X	ST75X
μPD75P008CU	IE-75000-R	EP-75008CU-R	—	—	RA75X	ST75X
μPD75P008GB	IE-75000-R	EP-75008GB-R	EV-9200G-44	—	RA75X	ST75X
μPD75028CW	IE-75000-R	EP-75028CW-R	—	μPD75P036CW	RA75X	ST75X
μPD75028GC-AB8	IE-75000-R	EP-75028GC-R	EV-9200GC-64	μPD75P036GC	RA75X	ST75X
μPD75P036CW	IE-75000-R	EP-75028CW-R	—	—	RA75X	ST75X
μPD75P036GC-AB8	IE-75000-R	EP-75028GC-R	EV-9200GC-64	—	RA75X	ST75X
μPD75048CW	IE-75000-R	EP-75028CW-R	—	μPD75P048CW	RA75X	ST75X
μPD75048GC-AB8	IE-75000-R	EP-75028GC-R	EV-9200GC-64	μPD75P048GC	RA75X	ST75X
μPD75P048CW	IE-75000-R	EP-75028CW-R	—	—	RA75X	ST75X
μPD75P048GC-AB8	IE-75000-R	EP-75028GC-R	EV-9200GC-64	—	RA75X	ST75X
μPD75104CW	IE-75000-R	EP-75108CW-R	—	μPD75P108CW/ DW/BCW μPD75P116CW	RA75X	ST75X
μPD75104G-1B	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P108G μPD75P116GF	RA75X	ST75X
μPD75104GF-3BE	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P108G/BGF μPD75P116GF	RA75X	ST75X
μPD75104AGC-AB8	IE-75000-R	EP-75108AGC-R	EV-9200GC-64	—	RA75X	ST75X
μPD75106CW	IE-75000-R	EP-75108CW-R	—	μPD75P108CW/ DW/BCW μPD75P116CW	RA75X	ST75X
μPD75106G-1B	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P108G μPD75P116GF	RA75X	ST75X
μPD75106GF-3BE	E-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P108G/BGF μPD75P116GF	RA75X	ST75X
μPD75108CW	IE-75000-R	EP-75108CW-R	—	μPD75P108CW/ DW/BCW μPD75P116CW	RA75X	ST75X
μPD75108G-1B	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P108G μPD75P116GF	RA75X	ST75X
μPD75108GF-3BE	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P108G/BGF μPD75P116GF	RA75X	ST75X
μPD75108AG-22	IE-75000-R	EP-75108AGC-R	EV-9200GC-64	—	RA75X	ST75X
μPD75108AGC-AB8	IE-75000-R	EP-75108AGC-R	EV-9200GC-64	—	RA75X	ST75X
μPD75108FGF-3BE	IE-7500-R	EP-75108GF-R	EV-9200G-64	μPD75P108BGF μPD75P116GF	RA75X	ST75X
μPD75P108BCW	IE-75000-R	EP-75108CW-R	—	—	RA75X	ST75X
μPD75P108BGF	IE-75000-R	EP-75108GF-R	EV-9200G-64	—	RA75X	ST75X

75xxx Series Single-Chip Microcomputers (cont)

Device (Note 5)	Emulator*	Emulation Probe*	Optional Socket Adapter (Note 1)	EPROM/OTP Device (Note 2)	Relocatable Assembler (Note 3)	Structured Assembler (Note 4)
μPD75P108CW	IE-75000-R	EP-75108CW-R	—	—	RA75X	ST75X
μPD75P108DW	IE-75000-R	EP-75108CW-R	—	—	RA75X	ST75X
μPD75P108G-1B	IE-75000-R	EP-75108GF-R	EV-9200G-64	—	RA75X	ST75X
μPD75112CW	IE-75000-R	EP-75108CW-R	—	μPD75P116CW	RA75X	ST75X
μPD75112GF-3BE	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P116GF	RA75X	ST75X
μPD75112FGF-3BE	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P116GF	RA75X	ST75X
μPD75116CW	IE-75000-R	EP-75108CW-R	—	μPD75P116CW	RA75X	ST75X
μPD75116GF-3BE	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P116GF	RA75X	ST75X
μPD75116FGF-3BE	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P116GF	RA75X	ST75X
μPD75P116CW	IE-75000-R	EP-75108CW-R	—	—	RA75X	ST75X
μPD75P116GF	IE-75000-R	EP-75108GF-R	EV-9200G-64	—	RA75X	ST75X
μPD75116HGC-AB8	IE-75000-R	EP-75108AGC-R	EV-9200GC-64	μPD75P117HGC	RA75X	ST75X
μPD75117HGC-AB8	IE-75000-R	EP-75108AGC-R	EV-9200GC-64	μPD75P117HGC	RA75X	ST75X
μPD75P117HGC-AB8	IE-75000-R	EP-75108AGC-R	EV-9200GC-64	—	RA75X	ST75X
μPD75206CW	IE-75000-R	EP-75216ACW-R	—	μPD75P216ACW	RA75X	ST75X
μPD75206G-1B	IE-75000-R	EP-75216AGF-R	EV-9200G-64	—	RA75X	ST75X
μPD75206GF-3BE	IE-75000-R	EP-75216AGF-R	EV-9200G-64	—	RA75X	ST75X
μPD75208CW	IE-75000-R	EP-75216ACW-R	—	μPD75P216ACW	RA75X	ST75X
μPD75208G-1B	IE-75000-R	EP-75216AGF-R	EV-9200G-64	—	RA75X	ST75X
μPD75208GF-3BE	IE-75000-R	EP-75216AGF-R	EV-9200G-64	—	RA75X	ST75X
μPD75212ACW	IE-75000-R	EP-75216ACW-R	—	μPD75P216ACW	RA75X	ST75X
μPD75212AGF-3BE	IE-75000-R	EP-75216AGF-R	EV-9200G-64	—	RA75X	ST75X
μPD75216ACW	IE-75000-R	EP-75216ACW-R	—	μPD75P216ACW	RA75X	ST75X
μPD75216AGF	IE-75000-R	EP-75216AGF-R	EV-9200G-64	—	RA75X	ST75X
μPD75P216ACW	IE-75000-R	EP-75216ACW-R	—	μPD75P216ACW	RA75X	ST75X
μPD75217CW	IE-75000-R	EP-75216ACW-R	—	μPD75P218CW	RA75X	ST75X
μPD75217GF-3BE	IE-75000-R	EP-75216AGF-R	EV-9200G-64	μPD75P218GF/KB	RA75X	ST75X
μPD75218CW	IE-75000-R	EP-75216ACW-R	—	μPD75P218CW	RA75X	ST75X
μPD75218GF-3BE	IE-75000-R	EP-75216AGF-R	EV-9200G-64	μPD75P218GF/KB	RA75X	ST75X
μPD75P218CW	IE-75000-R	EP-75216ACW-R	—	—	RA75X	ST75X
μPD75P218GF-3BE	IE-75000-R	EP-75216AGF-R	EV-9200G-64	—	RA75X	ST75X
μPD75P218KB	IE-75000-R	EP-75216AGF-R	EV-9200G-64	—	RA75X	ST75X
μPD75236GJ-5BG	IE-75000-R	EP-75238GJ-R	EV-9200G-94	μPD75P238GJ/KF	RA75X	ST75X
μPD75237GJ-5BG	IE-75000-R	EP-75238GJ-R	EV-9200G-94	μPD75P238GJ/KF	RA75X	ST75X
μPD75238GJ-5BG	IE-75000-R	EP-75238GJ-R	EV-9200G-94	μPD75P238GJ/KF	RA75X	ST75X
μPD75P238GJ-5BG	IE-75000-R	EP-75238GJ-R	EV-9200G-94	—	RA75X	ST75X
μPD75P238KF	IE-75000-R	EP-75238GJ-R	EV-9200G-94	—	RA75X	ST75X
μPD75268CW	IE-75000-R	EP-75216ACW-R	—	μPD75P216ACW	RA75X	ST75X
μPD75268GF-3BE	IE-75000-R	EP-75216AGF-R	EV-9200G-64	—	RA75X	ST75X
μPD75304GF-3B9	IE-75000-R	EP-75308GF-R	EV-9200G-80	μPD75P308GF/K	RA75X	ST75X

Development Tools for Micro Products

75xxx Series Single-Chip Microcomputers (cont)

Device (Note 5)	Emulator*	Emulation Probe*	Optional Socket Adapter (Note 1)	EPROM/OTP Device (Note 2)	Relocatable Assembler (Note 3)	Structured Assembler (Note 4)
μ PD75306GF-3B9	IE-75000-R	EP-75308GF-R	EV-9200G-80	μ PD75P308GF/K	RA75X	ST75X
μ PD75308GF-3B9	IE-75000-R	EP-75308GF-R	EV-9200G-80	μ PD75P308GF/K	RA75X	ST75X
μ PD75308BGF-3B9	IE-75000-R	EP-75308GF-R	EV-9200G-80	μ PDP316AGF/AK	RA75X	ST75X
μ PD75P308GF	IE-75000-R	EP-75308GF-R	EV-9200G-80	—	RA75X	ST75X
μ PD75P308K	IE-75000-R	EP-75308GF-R	EV-9200G-80	—	RA75X	ST75X
μ PD75312GF-3B9	IE-75000-R	EP-75308GF-R	EV-9200G-80	μ PD75P316GF/AGF/AK	RA75X	ST75X
μ PD75316GF-3B9	IE-75000-R	EP-75308GF-R	EV-9200G-80	μ PD75P316GF/AGF/AK	RA75X	ST75X
μ PD75P316GF	IE-75000-R	EP-75308GF-R	EV-9200G-80	—	RA75X	ST75X
μ PD75P316AGF	IE-75000-R	EP-75308GF-R	EV-9200G-80	—	RA75X	ST75X
μ PD75P316AK	IE-75000-R	EP-75308GF-R	EV-9200G-80	—	RA75X	ST75X
μ PD75328GC-3B9	IE-75000-R	EP-75328GC-R	EV-9200GC-80	μ PD75P328GC	RA75X	ST75X
μ PD75P328GC-3B9	IE-75000-R	EP-75328GC-R	EV-9200GC-80	—	RA75X	ST75X
μ PD75336GC-389	IE-75000-R	EP-75336GC-R	EV-9200GC-80	μ PD75P336GC	RA75X	ST75X
μ PD75P336GC-3B9	IE-75000-R	EP-75336GC-R	EV-9200GC-80	—	RA75X	ST75X
μ PD75348GF-3BA	IE-75001-R	EP-75617GF-R	EV-9200G-100	μ PD75P618GF	RA75X	ST75X
μ PD75352GF-3BA	IE-75001-R	EP-75617GF-R	EV-9200G-100	μ PD75P618GF	RA75X	ST75X
μ PD75402AC	IE-75000-R	EP-75402C-R	—	μ PD75P402C	RA75X	ST75X
μ PD75402ACT	IE-75000-R	EP-75402C-R	—	μ PD75P402CT	RA75X	ST75X
μ PD75402AGB-3B4	IE-75000-R	EP-75402GB-R	EV-9200G-44	μ PD75P402GB	RA75X	ST75X
μ PD75P402C	IE-75000-R	EP-75402C-R	—	—	RA75X	ST75X
μ PD75P402CT	IE-75000-R	EP-75402C-R	—	—	RA75X	ST75X
μ PD75P402GB-3B4	IE-75000-R	EP-75402GB-R	EV-9200G-44	—	RA75X	ST75X
μ PD75512GF-3B9	IE-75000-R	EP-75516GF-R	EV-9200G-80	μ PD75P516GF/K	RA75X	ST75X
μ PD75516GF-3B9	IE-75000-R	EP-75516GF-R	EV-9200G-80	μ PD75P516GF/K	RA75X	ST75X
μ PD75P516GF	IE-75000-R	EP-75516GF-R	EV-9200G-80	—	RA75X	ST75X
μ PD75P516K	IE-75000-R	EP-75516GF-R	EV-9200G-80	—	—	—
μ PD75517GF-3B9	IE-75000-R	EP-75516GF-R	EV-9200G-80	μ PD75P518GF/K	RA75X	ST75X
μ PD75518GF-3B9	IE-75000-R	EP-75516GF-R	EV-9200G-80	μ PD75P518GF/K	RA75X	ST75X
μ PD75P518GF-3B9	IE-75000-R	EP-75516GF-R	EV-9200G-80	—	RA75X	ST75X
μ PD75P518K	IE-75000-R	EP-75516GF-R	EV-9200G-80	—	RA75X	ST75X

75xxx Series Single-Chip Microcomputers (cont)

Device (Note 5)	Emulator*	Emulation Probe*	Optional Socket Adapter (Note 1)	EPROM/OTP Device (Note 2)	Relocatable Assembler (Note 3)	Structured Assembler (Note 4)
μ PD75616GF-3BA	IE-75001-R	EP-75617GF-R	EV-9200G-100	μ PD75P618GF	RA75X	ST75X
μ PD75617GF-3BA	IE-75001-R	EP-75617GF-R	EV-9200G-100	μ PD75P618GF	RA75X	ST75X
μ PD75P618GF-3BA	IE-75001-R	EP-75617GF-R	EV-9200G-100	—	RA75X	ST75X

Notes:

- (1) The EV-9200G-XX is an LCC socket with the footprint of the flat package. One unit is supplied with the probe. Additional units are available as replacement parts in sets of five.
- (2) All EPROM/OTP devices can be programmed using the NEC PG-1500. Refer to the PG-1500 Programming Socket Adapter Selection Guide for the appropriate socket adapter.
- (3) The RA75X relocatable assembler package is provided for the following operating system:
RA75X-D52 (MS-DOS[®])
- (4) The ST75X structured assembler preprocessor is provided with RA75X.
- (5) Packages:
 - C 28-pin plastic DIP
 - CT 28-pin plastic shrink DIP
 - CU 42-pin plastic shrink DIP
 - CW 64-pin plastic shrink DIP
 - DW 64-pin ceramic shrink DIP with window
 - G-1B 64-pin plastic QFP (2.05 mm thick)
 - G-22 64-pin plastic QFP (1.55 mm thick)
 - GB-3B4 44-pin plastic QFP
 - GC-AB8 64-pin plastic QFP (2.55 mm thick)
 - GC-3B9 80-pin plastic QFP
 - GF-3BA 100-pin plastic QFP
 - GF-3BE 64-pin plastic QFP (2.77 mm thick)
 - GF-3B9 80-pin plastic QFP
 - GJ-5BGK 94-pin plastic QFP
 - KB 64-pin ceramic LCC
 - KF 94-pin ceramic LCC

* Required tools.

Development Tools for Micro Products

78xx Series Single-Chip Microcomputers

Device (Note 1) †	Emulator*	Emulation Probe*	EPROM/OTP Device	PG-1500 Adapter (Note 2)	Relocatable Assembler (Note 8)	C Compiler (Note 8)
μ PD78C10ACW	IE-78C11-M	EV-9001-64 (Note 3)	—	—	RA87	CC87
μ PD78C10AGQ36	IE-78C11-M	(Note 4)	—	—	RA87	CC87
μ PD78C10AGF	IE-78C11-M	(Note 5)	—	—	RA87	CC87
μ PD78C10AL	IE-78C11-M	(Note 7)	—	—	RA87	CC87
μ PD78C11ACW	IE-78C11-M	EV-9001-64 (Note 3)	μ PD78CP14CW/DW (Note 6)	PA-78CP14CW	RA87	CC87
μ PD78C11AGQ-36	IE-78C11-M	(Note 4)	μ PD78CP14G36/R (Note 6)	PA-78CP14GQ	RA87	CC87
μ PD78C11AGF-3BE	IE-78C11-M	(Note 5)	μ PD78CP14GF (Note 6)	PA-78CP14GF	RA87	CC87
μ PD78C11AL	IE-78C11-M	(Note 7)	μ PD78CP14L (Note 6)	PA-78CP14L	RA87	CC87
μ PD78C12ACW	IE-78C11-M	EV-9001-64 (Note 3)	μ PD78CP14CW/DW (Note 6)	PA-78CP14CW	RA87	CC87
μ PD78C12AGQ	IE-78C11-M	(Note 4)	μ PD78CP14G36/R (Note 6)	PA-78CP14GQ	RA87	CC87
μ PD78C12AGF	IE-78C11-M	(Note 5)	μ PD78CP14GF (Note 6)	PA-78CP14GF	RA87	CC87
μ PD78C12AL	IE-78C11-M	(Note 7)	μ PD78CP14L (Note 6)	PA-78CP14L	RA87	CC87
μ PD78C14CW	IE-78C11-M	EV-9001-64 (Note 3)	μ PD78CP14CW/DW	PA-78CP14CW	RA87	CC87
μ PD78C14G-36	IE-78C11-M	(Note 4)	μ PD78CP14G36/R μ PD78CG14E	PA-78CP14GQ —	RA87	CC87
μ PD78C14G-1B	IE-78C11-M	(Note 5)	μ PD78CP14GF	PA-78CP14GF	RA87	CC87
μ PD78C14GF	IE-78C11-M	(Note 5)	μ PD78CP14GF	PA-78CP14GF	RA87	CC87
μ PD78C14L	IE-78C11-M	(Note 7)	μ PD78CP14L	PA-78CP14L	RA87	CC87
μ PD78C14AG-AB8	IE-78C11-M	(Note 5)	—	—	RA87	CC87
μ PD78CP14CW	IE-78C11-M	EV-9001-64 (Note 3)	—	PA-78CP14CW	RA87	CC87
μ PD78CP14DW	IE-78C11-M	EV-9001-64 (Note 3)	—	PA-78CP14CW	RA87	CC87
μ PD78CP14G36	IE-78C11-M	(Note 4)	—	PA-78CP14GQ	RA87	CC87
μ PD78CP14GF	IE-78C11-M	(Note 5)	—	PA-78CP14GF	RA87	CC87
μ PD78CP14L	IE-78C11-M	(Note 7)	—	PA-78CP14L	RA87	CC87
μ PD78CP14R	IE-78C11-M	(Note 4)	—	PA-78CP14GQ	RA87	CC87
μ PD78C17CW	IE-78C11-M	EV-9001-64 (Note 3)	—	—	RA87	CC87
μ PD78C17GQ36	IE-78C11-M	(Note 4)	—	—	RA87	CC87
μ PD78C17GF	IE-78C11-M	(Note 5)	—	—	RA87	CC87
μ PD78C18CW	IE-78C11-M	EV-9001-64 (Note 3)	μ PD78CP18CW (Note 6)	PA-78CP14CW	RA87	CC87
μ PD78C18GQ	IE-78C11-M	(Note 4)	μ PD78CP18GQ (Note 6)	PA-78CP14GQ	RA87	CC87

78xx Series Single-Chip Microcomputers (cont)

Device (Note 1) †	Emulator*	Emulation Probe*	EPROM/OTP Device	PG-1500 Adapter (Note 2)	Relocatable Assembler (Note 8)	C Compiler (Note 8)
μPD78C18GF	IE-78C11-M	(Note 5)	μPD78CP18GF (Note 6)	PA-78CP14GF	RA87	CC87
			μPD78CP18KB (Note 6)	PA-78CP14KB		
μPD78CP18CW	IE-78C11-M	EV-9001-64 (Note 3)	—	PA-78CP14CW	RA87	CC87
μPD78CP18GQ	IE-78C11-M	(Note 4)	—	PA-78CP14GQ	RA87	CC87
μPD78CP18GF	IE-78C11-M	(Note 5)	—	PA-78CP14GF	RA87	CC87
μPD78CP18KB	IE-78C11-M	(Note 5)	—	PA-78CP14KB	RA87	CC87

* Required tools

† For all μPD78C1x devices, you may use the DDK-78C10 for evaluation purposes.

Notes:

(1) Packages:

CW	64-pin plastic shrink DIP
DW	64-pin ceramic shrink DIP with window
G-1B	64-pin plastic QFP (resin thickness 2.05 mm)
G-36	64-pin plastic QUIP
G-AB8	64-pin plastic QFP (interpin pitch 0.8 mm)
GF-3BE	64-pin plastic QFP (resin thickness 2.7 mm)
GQ-36	64-pin plastic QUIP
KB	64-pin ceramic LCC with window
L	68-pin PLCC
R	64-pin ceramic QUIP with window

(2) By using the specified adapter, the PG-1500 EPROM programmer can be used to program the EPROM/OTP device.

(3) 64-pin shrink DIP adapter which plugs into the EP-7811HGQ emulation probe supplied with each IE.

(4) The emulation probe for the 64-pin QUIP package (EP-7811HGQ) is supplied with the IE.

(5) No emulation probe available.

(6) The μPD78CP14/CP18 EPROM/OTP devices do not have pull-up resistors on ports A, B, and C.

(7) The optional AS-QIP-PCC-D781X QUIP-to-PLCC adapter can be used with the EP-7811HGQ emulation probe supplied with each IE.

(8) The following relocatable assemblers and C compilers are available:

RA87-D52	(MS-DOS®)	Relocatable assemblers for 78xx series
RA87-VV T1	(VAX®/VMS®)	
CCMSD-I5DD-87	(MS-DOS)	C Compilers for 78xx Series
CCMSD-I5DD-87-16	(MS-DOS; extended memory)	
CCVMS-0T16-87	(VAX/VMS)	4.2 BSD or Ultrix™)
CCUNIX-0T16-87	(VAX/UNIX®;	

K2 (μ PD782xx) Series Single-Chip Microcomputers

Device (Notes 1, 2)	Evaluation Board (Note 3)	Low-End Emulator	Emulation System	Emulation Probe (Note 4)	Optional Socket Adapter (Note 5)	EPROM/OTP Device (Note 6)
μ PD78212CW	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240CW-R	—	μ PD78P214CW/DW
μ PD78212GC	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	μ PD78P214GC
μ PD78212GJ	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GJ-R	EV-9200G-74	μ PD78P214GJ
μ PD78212GQ	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GQ-R	—	μ PD78P214GQ
μ PD78212L	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240LP-R	—	μ PD78P214L
μ PD78213CW	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240CW-R	—	—
μ PD78213GC	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	—
μ PD78213GJ	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GJ-R	EV-9200G-74	—
μ PD78213G36	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GQ-R	—	—
μ PD78213L	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240LP-R	—	—
μ PD78214CW	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240CW-R	—	μ PD78P214CW/DW
μ PD78214GC	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	μ PD78P214GC
μ PD78214GJ	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GJ-R	EV-9200G-74	μ PD78P214GJ
μ PD78214G36	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GQ-R	—	μ PD78P214GQ
μ PD78214L	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240LP-R	—	μ PD78P214L
μ PD78P214CW	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240CW-R	—	—
μ PD78P214DW	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240CW-R	—	—
μ PD78P214GC	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	—
μ PD78P214GJ	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GJ-R	EV-9200G-74	—
μ PD78P214GQ	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GQ-R	—	—
μ PD78P214L	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240LP-R	—	—
μ PD78217ACW	—	EB-78240-PC	IE-78240-R	EP-78240CW-R	—	μ PD78P218ACW/DW
μ PD78217AGC	—	EB-78240-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	μ PD78P218AGC
μ PD78218ACW	—	EB-78240-PC	IE-78240-R	EP-78240CW-R	—	μ PD78P218ACW/DW
μ PD78218AGC	—	EB-78240-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	μ PD78P218AGC
μ PD78P218ACW	—	EB-78240-PC	IE-78240-R	EP-78240CW-R	—	—
μ PD78P218ADW	—	EB-78240-PC	IE-78240-R	EP-78240CW-R	—	—
μ PD78P218AGC	—	EP-78240-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	—
μ PD78220GJ	DDB-78K2-22X	EB-78220-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	—
μ PD78220L	DDB-78K2-22X	EB-78220-PC	IE-78230-R	EP-78230LQ-R	—	—
μ PD78224GJ	DDB-78K2-22X	EB-78220-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	μ PD78P224GJ
μ PD78224L	DDB-78K2-22X	EB-78220-PC	IE-78230-R	EP-78230LQ-R	—	μ PD78P224L
μ PD78P224GJ	DDB-78K2-22X	EB-78220-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	—
μ PD78P224L	DDB-78K2-22X	EB-78220-PC	IE-78230-R	EP-78230LQ-R	—	—
μ PD78233GC	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GC-R	EV-9200GC-80	—
μ PD78233GJ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	—
μ PD78233LQ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230LQ-R	—	—
μ PD78234GC	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GC-R	EV-9200GC-80	μ PD78P238GC
μ PD78234GJ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	μ PD78P238GJ/KF
μ PD78234LQ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230LQ-R	—	μ PD78P238LQ

K2 (μ PD782xx) Series Single-Chip Microcomputers (cont)

Device (Notes 1, 2)	Evaluation Board (Note 3)	Low-End Emulator	Emulation System	Emulation Probe (Note 4)	Optional Socket Adapter (Note 5)	EPROM/OTP Device (Note 6)
μ PD78237GC	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GC-R	EV-9200GC-80	—
μ PD78237GJ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	—
μ PD78237LQ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230LQ-R	—	—
μ PD78238GC	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GC-R	EV-9200GC-80	μ PD78P238GC
μ PD78238GJ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	μ PD78P238GJ/KF
μ PD78238LQ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230LQ-R	—	μ PD78P238LQ
μ PD78P238GC	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GC-R	EV-9200GC-80	—
μ PD78P238GJ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	—
μ PD78P238KF	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	—
μ PD78P238LQ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230LQ-R	—	—
μ PD78243CW	—	EB-78240-PC	IE-78240-R	EP-78240CW-R	—	—
μ PD78243GC- AB8	—	EB-78240-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	—
μ PD78244CW	—	EB-78240-PC	IE-78240-R	EP-78240CW-R	—	—
μ PD78244GC	—	EB-78240-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	—

Notes:

- (1) The following software packages are available for the K2 Series.
 - RA78K2 Relocatable Assembler Package: RA78K2-D52 (MS-DOS[®])
 - ST78K2 Structured Assembler Preprocessor: provided with RA78K2
 - CC78K2 C-Compiler package: CC78K2-D52 (MS-DOS)
 - (2) Packages:
 - CW 64-pin plastic shrink DIP
 - DW 64-pin ceramic shrink DIP with window
 - G36 64-pin plastic QUIP (μ PD78213/214)
 - GC 64-pin plastic QFP (μ PD78212/213/214/P214/217A/218A/P218A/244)
 - GC 80-pin plastic QFP (μ PD78233/234/237/238/P238)
 - GC-AB8 64-pin plastic QFP
 - GJ 94-pin plastic QFP (μ PD78220/224/P224/233/234/237/238/P238)
 - GJ 74-pin plastic QFP (μ PD78212/213/214/P214)
 - GQ 64-pin plastic QUIP (μ PD78212/P214)
 - KF 94-pin ceramic LCC with window
 - L 68-pin PLCC (μ PD78213/214/P214L)
 - 84-pin PLCC (μ PD78220/224/P224L)
 - LQ 84-pin PLCC
 - (3) The DDB-78K2-2xx Evaluation Board is shipped with the RA78K2 Relocatable Assembler Package and the ST78K2 Structured Assembler Preprocessor.
 - (4) This emulation probe can be used with both the EB-782xx-PC low-end emulator and the IE-782xx-R emulation system.
 - (5) The EV-9200Gx-YY is an LCC socket with the footprint of the flat package. One unit is supplied with the probe. Additional units are available as replacement parts in sets of five.
 - (6) All EPROM/OTP devices can be programmed using the NEC PG-1500. Refer to the PG-1500 Programming Socket Adapter Selection Guide for the appropriate programming adapter.
- MS-DOS is a registered trademark of Microsoft Corporation.

K3 (μ PD783xx) Series Single-Chip Microcomputers

Device (Notes 1, 2)	Evaluation Board (Note 3)	Emulation System	Emulation Probe	Optional Socket Adapter (Note 4)	EPROM/OTP Device (Note 5)
μ PD78310ACW	DDK-78310A	IE-78310A-R	EP-78310CW (Note 6)	—	—
μ PD78310AGF 3BE	DDK-78310A	IE-78310A-R	EP-78310GF	EV-9200G-64	—
μ PD78310AGQ-36	DDK-78310A	IE-78310A-R	EP-78310GQ (Note 7)	—	—
μ PD78310AL	DDK-78310A	IE-78310A-R	EP-78310L	—	—
μ PD78312ACW	DDK-78310A	IE-78310A-R	EP-78310CW (Note 6)	—	μ PD78P312ACW/DW
μ PD78312AGF	DDK-78310A	IE-78310A-R	EP-78310GF	EV-9200G-64	μ PD78P312AGF
μ PD78312AGQ	DDK-78310A	IE-78310A-R	EP-78310GQ (Note 7)	—	μ PD78P312AGQ/RQ
μ PD78312AL	DDK-78310A	IE-78310A-R	EP-78310L	—	μ PD78P312AL
μ PD78P312ACW	DDK-78310A	IE-78310A-R	EP-78310CW (Note 6)	—	—
μ PD78P312ADW	DDK-78310A	IE-78310A-R	EP-78310CW (Note 6)	—	—
μ PD78P312AGF	DDK-78310A	IE-78310A-R	EP-78310GF	EV-9200G-64	—
μ PD78P312AGQ-36	DDK-78310A	IE-78310A-R	EP-78310GQ (Note 7)	—	—
μ PD78P312AL	DDK-78310A	IE-78310A-R	EP-78310L	—	—
μ PD78P312ARQ	DDK-78310A	IE-78310A-R	EP-78310GQ (Note 7)	—	—
μ PD78320GJ	EB-78320-PC	IE-78327-R	EP-78320GJ-R	EV-9200G-74	—
μ PD78320L	EB-78320-PC	IE-78327-R	EP-78320L-R	—	—
μ PD78322GJ	EB-78320-PC	IE-78327-R	EP-78320GJ-R	EV-9200G-74	μ PD78P322GJ/KD
μ PD78322L	EB-78320-PC	IE-78327-R	EP-78320L-R	—	μ PD78P322L/KC
μ PD78P322GJ	EB-78320-PC	IE-78327-R	EP-78320GJ-R	EV-9200G-74	—
μ PD78P322KC	EB-78320-PC	IE-78327-R	EP-78320L-R	—	—
μ PD78P322KD	EB-78320-PC	IE-78327-R	EP-78320GJ-R	EV-9200G-74	—
μ PD78P322L	EB-78320-PC	IE-78327-R	EP-78320L-R	—	—
μ PD78323GJ	EB-78320-PC	IE-78327-R	EP-78320GJ-R	EV-9200G-74	—
μ PD78323LP	EB-78320-PC	IE-78327-R	EP-78320L-R	—	—
μ PD78324GJ	EB-78320-PC	IE-78327-R	EP-78320GJ-R	EV-9200G-74	μ PD78P324GJ/KD
μ PD78324LP	EB-78320-PC	IE-78327-R	EP-78320L-R	—	μ PD78P324LP/KC
μ PD78P324GJ	EB-78320-PC	IE-78327-R	EP-78320GJ-R	EV-9200G-74	—
μ PD78P324KC	EB-78320-PC	IE-70327-R	EP-78320L-R	—	—
μ PD78P324KD	EB-78320-PC	IE-78327-R	EP-78320GJ-R	EV-9200G-74	—
μ PD78P324LP	EB-78320-PC	IE-78327-R	EP-78320L-R	—	—
μ PD78327CW	EB-78327-PC	IE-78327-R	EP-78327CW-R	—	—
μ PD78327GF	EB-78327-PC	IE-78327-R	EP-78327GF-R	EV-9200G-64	—
μ PD78328CW	EB-78327-PC	IE-78327-R	EP-78327CW-R	—	μ PD78P328CW/DW
μ PD78328GF	EB-78327-PC	IE-78327-R	EP-78327GF-R	EV-9200G-64	μ PD78P328GF
μ PD78P328CW	EB-78327-PC	IE-78327-R	EP-78327CW-R	—	—
μ PD78P328DW	EB-78327-PC	IE-78327-R	EP-78327CW-R	—	—
μ PD78P328GF	EB-78327-PC	IE-78327-R	EP-78327GF-R	EV-9200G-64	—
μ PD78330GJ	EB-78330-PC	IE-78330-R	EP-78330GJ-R	EV-9200G-94	—
μ PD78330LQ	EB-78330-PC	IE-78330-R	EP-78330LQ-R	—	—
μ PD78334GJ	EB-78330-PC	IE-78330-R	EP-78330GJ-R	EV-9200G-94	μ PD78P334GJ

K3 (μ PD783xx) Series Single-Chip Microcomputers (cont)

Device (Notes 1, 2)	Evaluation Board (Note 3)	Emulation System	Emulation Probe	Optional Socket Adapter (Note 4)	EPROM/OTP Device (Note 5)
μ PD78334LQ	EB-78330-PC	IE-78330-R	EP-78330LQ-R	—	μ PD78P334LQ/KE
μ PD78P334GJ	EB-78330-PC	IE-78330-R	EP-78330GJ-R	EV-9200G-94	—
μ PD78P334KE	EB-78330-PC	IE-78330-R	EP-78330LQ-R	—	—
μ PD78P334LQ	EB-78330-PC	IE-78330-R	EP-78330LQ-R	—	—
μ PD78350GC	EB-78350-PC	IE-78350-R	EP-78240GC-R	EV-9200GC-64	μ PD78P352GC
μ PD78P352GC	EB-78350-PC	IE-78350-R	EP-78240GC-R	EV-9200GC-64	—

- Notes:**
- (1) The following software packages are available for the K3 series:
 - RA78K3 Relocatable Assembler Package: RA78K3-D52 (MS-DOS[®])
 - ST78K3 Structured Assembler Preprocessor: provided with RA78K3
 - CC78K3 C-Compiler Package: CC78K3-D52 (MS-DOS)
 - (2) Packages:
 - CW 64-pin plastic shrink DIP
 - DW 64-pin ceramic shrink DIP with window
 - GC-3BE 64-pin plastic QFP (14 x 14 mm)
 - GF-3BE 64-pin plastic QFP (14 x 20 mm)
 - GJ-5BG 94-pin plastic QFP
 - GJ-5BJ 74-pin plastic QFP (20 mm x 20 mm)
 - GQ-36 64-pin plastic QUIP
 - KC 68-pin ceramic LCC with window
 - KD 74-pin ceramic LCC with window
 - KE 84-pin ceramic LCC with window
 - L 44-pin PLCC (μ PD71P301L)
 - 68-pin PLCC (μ PD78310A/312A/P312AL, μ PD78320/322L)
 - LP 68-pin PLCC
 - LQ 84-pin PLCC
 - RQ 64-pin ceramic QUIP with window
 - (3) Evaluation boards are shipped with the RA78K3 Relocatable Assembler Package and the ST78K3 Structured Assembler Preprocessor.
 - (4) The EV-9200G-xx is an LCC socket with the footprint of the flat package. One unit is supplied with the probe. Additional units are available as replacement parts in sets of five.
 - (5) All EPROM/OTP devices can be programmed using the NEC PG-1500. Refer to the PG-1500 Programming Socket Adapter Selection Guide for the appropriate programming adapter.
 - (6) The emulation probe for the 64-pin shrink DIP package (EP-78310CW) is supplied with the IE.
 - (7) The emulation probe for the 64-pin QUIP package (EP-78310GQ) is supplied with the IE.
- MS-DOS is a registered trademark of Microsoft Corporation.

Development Tools for Micro Products

DSP and Speech Products

Device (Note 6)	Emulator	Evaluation Board	Assembler (Note 1)	Simulator (Note 2)	EPROM/OTP Device	PG-1500 Adapter (Note 3)
μPD77P20D	EVAKIT-7720B	—	ASM77	SM77C25	—	—
μPD77C20AC	EVAKIT-77C25	—	ASM77	SM77C25	μPD77P20D	(Note 5)
μPD77C20AGW	EVAKIT-77C25	—	ASM77	SM77C25	μPD77P20D	—
μPD77C20AL	EVAKIT-77C25	—	ASM77	SM77C25	—	—
μPD77C20ALK	EVAKIT-77C25	—	ASM77	SM77C25	—	—
μPD77220L	EVAKIT-77230	—	RA77230	SM77230, SIM77230	—	—
μPD77220R	EVAKIT-77230	DDK-77220 (Note 7)	RA77230	SM77230, SIM77230	μPD77P220R (EPROM) μPD77P220L (OTP)	PA-77P230R
μPD77P220L	EVAKIT-77230	—	RA77230	SM77230 SIM77230	—	PA-77P220L
μPD77P220R	EVAKIT-77230	DDK-77220 (Note 7)	RA77230	SM77230, SIM77230	—	PA-77P230R
μPD77230AR	EVAKIT-77230	—	RA77230	SM77230, SIM77230	μPD77P230R	PA-77P230R
μPD77230AR-003	EVAKIT-77230	—	RA77230	SM77230, SIM77230	μPD77P230R	PA-77P230R
μPD77P230AR	EVAKIT-77230	—	RA77230	SM77230, SIM77230	μPD77P230R	PA-77P230R
μPD77240R	IE-77240	IE-77240	RA77240	SIM77240	—	—
μPD77C25C	EVAKIT-77C25	—	RA77C25	SM77C25	μPD77P25C/D	PA-77P25C
μPD77C25GW	EVAKIT-77C25	—	RA77C25	SM77C25	μPD77P25GW	—
μPD77C25L	EVAKIT-77C25	—	RA77C25	SM77C25	μPD77P25L	PA-77P25L
μPD77P25C	EVAKIT-77C25	—	RA77C25	SM77C25	—	PA-77P25C
μPD77P25D	EVAKIT-77C25	—	RA77C25	SM77C25	—	PA-77P25C
μPD77P25GW	EVAKIT-77C25	—	RA77C25	SM77C25	—	PA-77P25GW
μPD77P25L	EVAKIT-77C25	—	RA77C25	SM77C25	—	PA-77P25L
μPD7755C	NV-300 System (Note 8)	EB-775x	—	—	μPD77P56CR	PA-77P56C
μPD7755G	NV-300 System (Note 8)	EB-775x/NV-310	—	—	μPD77P56G (Note 9)	PA-77P56C
μPD7756C	NV-300 System (Note 8)	EB-775x/NV-310	—	—	μPD77P56CR (Note 9)	PA-77P56C
μPD7756G	NV-300 System (Note 8)	EB-775x/NV-310	—	—	μPD77P56G (Note 9)	PA-77P56C
μPD77P56CR	NV-300 System (Note 8)	EB-775x/NV-310	—	—	—	PA-77P56C
μPD77P56G	NV-300 System (Note 8)	EB-775x/NV-310	—	—	—	PA-77P56C
μPD7757C	NV-300 System (Note 8)	EB-775x/NV-310	—	—	—	—
μPD7757G	NV-300 System (Note 8)	EB-775x/NV-310	—	—	—	—
μPD7759C	NV-300 System (Note 8)	EB-775x/NV-310	—	—	—	—

DSP and Speech Products (cont)

Device (Note 6)	Emulator	Evaluation Board	Assembler (Note 1)	Simulator (Note 2)	EPROM/OTP Device	PG-1500 Adapter (Note 3)
μPD7759GC	NV-300 System (Note 8)	EB-775x/NV-310	—	—	—	—
μPD77501GC	NV-300 System (Note 8)	—	—	—	—	—
μPD77810L	IE-77810	—	RA77810	—	—	—
μPD77810R	IE-77810	—	RA77810	—	—	—

Notes:

- (1) The following assemblers are available:
 - ASM77-D52 Assembler for 7720 (MS-DOS®)
 - RA77C25-D52 Assembler for 77C25 (MS-DOS)
 - RA77C25-VV T1 Assembler for 77C25 (VAX®/VMS®)
 - RA77230-D52 Assembler for 77230 (MS-DOS)
 - RA77230-VV T1 Assembler for 77230 (VAX/VMS)
 - RA77230-VXT1 Assembler for 77230 (VAX/UNIX® 4.2 BSD or Ultrix™)
- (2) The following simulators are available:
 - SIM77230-VV T1 Simulator for 77230 (VAX/UNIX)
 - SIM77230-VXT1 Simulator for 77230 (VAX/UNIX 4.2 BSD or Ultrix)
 - SM77C25 Simulator for 77C25 (IBM-PC)
 - SM77230 Simulator for 77220, 77230 (IBM-PC)
 - SIM77240 Simulator for 77240 (IBM-PC)
- (3) By using the specified adapter, the NEC PG-1500 EPROM programmer can be used to program the EPROM/OTP device.
- (4) Please check with your NEC Sales Representative on the availability of a PLCC emulation probe.
- (5) The μPD77P20D can be programmed using the EVAKIT-7720B.
- (6) Packages:
 - C 18, 28, or 40-pin plastic DIP
 - D 28-pin ceramic DIP
 - G 24-pin plastic SOP
 - GC 52-pin plastic QFP
 - L 44-or 68-pin PLCC
 - LK 28-pin PLCC
 - R 68-pin ceramic PGA
 - GW 32-pin SOP
- (7) DDK-77220 is supported by Hypersignal Workstation/Window, a DSP software platform from Hyperception.
- (8) The NV-300 current version is Version 3.0. An upgrade from previous versions (hardware and software) is available under the designation NV-301.
- (9) The NV-310 emulation board includes a simple 77P56 programmer module.

Development Tools for Micro Products

PG-1500 Programming Adapters

Target Chip	Socket Adapter (Note 1)	Adapter Module (Note 2)
Standard 27xxx EPROM Devices		
μ PD27256 (21 V)	—	027A Board
μ PD27256A (12.5 V)	—	027A Board
μ PD27C256 (21 V)	—	027A Board
μ PD27C256A (12.5 V)	—	027A Board
μ PD27C512	—	027A Board
μ PD27C1000	—	027A Board
μ PD27C1000A	—	027A Board
μ PD27C1001	—	027A Board
μ PD27C1001A	—	027A Board
μ PD27C1024	—	027A Board
μ PD27C1024A	—	027A Board
V-Series Devices		
μ PD70P322K	PA-70P322L	027A Board
75xx Series Devices		
μ PD75P54CS	PA-75P54CS	04A Board
μ PD75P54G	PA-75P54CS	04A Board
μ PD75P56CS	PA-75P56CS	04A Board
μ PD75P56G	PA-75P56CS	04A Board
μ PD75P64CS	PA-75P54CS	04A Board
μ PD75P64G	PA-75P54CS	04A Board
μ PD75P66CS	PA-75P56CS	04A Board
μ PD75P66G	PA-75P56CS	04A Board
75xxx Series Devices		
μ PD75P008CU	PA-75P008CU	04A Board
μ PD75P008GB	PA-75P008CU	04A Board
μ PD75P036CW	PA-75P036CW	04A Board
μ PD75P036GC	PA-75P036GC	04A Board
μ PD75P048CW	PA-75P036CW	04A Board
μ PD75P048GC	PA-75P036GC	04A Board
μ PD75P108BCW	PA-75P108CW	04A Board
μ PD75P108CW	PA-75P108CW	04A Board
μ PD75P108DW	PA-75P108CW	04A Board
μ PD75P108BGF	PA-75P116GF	04A Board
μ PD75P108G	PA-75P108G	04A Board
μ PD75P116CW	PA-75P108CW	04A Board
μ PD75P116GF	PA-75P116GF	04A Board
μ PD75P117HGC	PA-75P117HGC	04A Board
μ PD75P216ACW	PA-75P216ACW	04A Board
μ PD75P218CW	PA-75P216ACW	04A Board
μ PD75P218GF	PA-75P218GF	04A Board
μ PD75P218KB	PA-75P218KB	04A Board
μ PD75P238GJ	PA-75P238GJ	04A Board
μ PD75P238KF	PA-75P238KF	04A Board
μ PD75P308GF	PA-75P308GF	04A Board
μ PD75P308K	PA-75P308K	04A Board
μ PD75P316GF	PA-75P308GF	04A Board
μ PD75P316AGF	PA-75P308GF	04A Board

Target Chip	Socket Adapter (Note 1)	Adapter Module (Note 2)
μ PD75P316AK	PA-75P308K	04A Board
μ PD75P328GC	PA-75P328GC	04A Board
μ PD75P336GC	PA-75P328GC	04A Board
μ PD75P402C	(Note 3)	027A Board
μ PD75P402CT	PA-75P402CT	027A Board
μ PD75P402GB	PA-75P402GB	027A Board
μ PD75P516GF	PA-75P516GF	04A Board
μ PD75P516K	PA-75P516K	04A Board
μ PD75P518GF	PA-75P516GF	04A Board
μ PD75P518K	PA-75P516K	04A Board
μ PD75P618GF	PA-75P516GF	04A Board
78xx Series Devices		
μ PD78CP14CW	PA-78CP14CW	027A Board
μ PD78CP14DW	PA-78CP14CW	027A Board
μ PD78CP14G36	PA-78CP14GQ	027A Board
μ PD78CP14GF	PA-78CP14GF	027A Board
μ PD78CP14L	PA-78CP14L	027A Board
μ PD78CP14R	PA-78CP14GQ	027A Board
μ PD78CP18CW	PA-78CP14CW	027A Board
μ PD78CP18GQ	PA-78CP14GQ	027A Board
μ PD78CP18GF	PA-78CP14GF	027A Board
μ PD78CP18KB	PA-78CP14KB	027A Board
K2 (782xx) Series Devices		
μ PD78P214CW	PA-78P214CW	027A Board
μ PD78P214DW	PA-78P214CW	027A Board
μ PD78P214GC	PA-78P214GC	027A Board
μ PD78P214GJ	PA-78P214GJ	027A Board
μ PD78P214GQ	PA-78P214GQ	027A Board
μ PD78P214L	PA-78P214L	027A Board
μ PD78P218ACW	PA-78P214CW	027A Board
μ PD78P218ADW	PA-78P214CW	027A Board
μ PD78P218AGC	PA-78P214GC	027A Board
μ PD78P224GJ	PA-78P224GJ	027A Board
μ PD78P224L	PA-78P224L	027A Board
μ PD78P238GC	PA-78P238GC	027A Board
μ PD78P238GJ	PA-78P238GJ	027A Board
μ PD78P238KF	PA-78P238KF	027A Board
μ PD78P238LQ	PA-78P238LQ	027A Board
K3 (783xx) Series Devices		
μ PD78P312ACW	PA-78P312CW	027A Board
μ PD78P312ADW	PA-78P312CW	027A Board
μ PD78P312AGF	PA-78P312GF	027A Board
μ PD78P312AGQ	PA-78P312GQ	027A Board
μ PD78P312AL	PA-78P312L	027A Board
μ PD78P312ARQ	PA-78P312GQ	027A Board
μ PD78P322GJ	PA-78P322GJ	027A Board
μ PD78P322KC	PA-78P322KC	027A Board
μ PD78P322KD	PA-78P322KD	027A Board

PG-1500 Programming Adapters (cont)

Target Chip	Socket Adapter (Note 1)	Adapter Module (Note 2)
K3 (783xx) Series Devices (cont)		
μ PD78P322L	PA-78P322L	027A Board
μ PD78P324GJ	PA-78P324GJ	027A Board
μ PD78P324KC	PA-78P324KC	027A Board
μ PD78P324KD	PA-78P324KD	027A Board
μ PD78P324LP	PA-78P324LP	027A Board
μ PD78P328CW	PA-78P328CW	027A Board
μ PD78P328DW	PA-78P328CW	027A Board
μ PD78P328GF	PA-78P328GF	027A Board
μ PD78P334GJ	PA-78P334GJ	027A Board
μ PD78P334KE	PA-78P334KE	027A Board
μ PD78P334LQ	PA-78P334LQ	027A Board
μ PD78P352GC	PA-78P352GC	027A Board

DSP and Speech Products

μ PD77P25C	PA-77P25C	027A Board
μ PD77P25D	PA-77P25C	027A Board
μ PD77P25GW	PA-77P25GW	027A Board
μ PD77P25L	PA-77P25L	027A Board
μ PD77P220L	PA-77P220L	027A Board
μ PD77P220R	PA-77P230R	027A Board
μ PD77P230R	PA-77P230R	04A Board
μ PD77P56CR	PA-77P56C	04A Board
μ PD77P56G	PA-77P56C	027A Board

Notes:

- (1) Adapters must be purchased separately.
- (2) The 27A and 04A Adapter Modules are shipped with the PG-1500.
- (3) The μ PD75P402C does not require a programming socket adapter. It can be plugged directly into the 027A board.

Component Models

Reliability and Quality Control

2

Design and Development

Specification Documents

Development Tools

Package Drawings

4

5

6

Reliability and Quality Control

**Section 2
Reliability and Quality Control**

Built-in TQC	2-1
Approaches to TQC	2-1
Implementation of Quality Control	2-3
Reliability Theory	2-5
Failure Analysis	2-9
Summary	2-9
Figure 1. NEC's Quality Control System	2-2
Figure 2. New Product Development	2-3
Figure 3. Electrical Testing and Screening	2-5
Figure 4. Reliability Life (Bathtub) Curve	2-5
Appendix 1A. Typical QC Flow for CMOS Fabrication	2-10
Appendix 1B. Typical QC Flow for PLCC Assembly/Test	2-11
Appendix 2. Typical Reliability Assurance Tests	2-13
Appendix 3. New Product/Process Change Tests	2-13
Appendix 4. Failure Analysis Flowchart	2-14

As large-scale integration (LSI) reaches a higher level of density, the reliability of individual devices imposes a more profound impact on system reliability. As a result, great emphasis has been placed on assuring device reliability.

Conventionally, performing reliability tests and using feedback from the field have been the only methods of monitoring and measuring reliability. As LSI density increases, however, it has become more difficult to activate internal circuit elements in a device from external terminals and to detect their degradation. Testing and feedback alone cannot provide enough information to ensure today's demanding reliability requirements.

To guarantee and improve high levels of reliability for large-scale integrated circuits, a new philosophy and methodology are needed for reliability assurance. Quality and reliability must not only be monitored and measured but, most importantly, must be built into the product.

BUILT-IN TQC

NEC has introduced the concept of total quality control (TQC) across its entire semiconductor product line to implement this philosophy. Rather than performing only a few simple quality inspections, quality control has become an integral part of each process step involving production, engineering, quality control staffs, and all management personnel. Figure 1 is a flowchart that shows how these activities form a comprehensive quality control system at NEC.

In addition to TQC, NEC has introduced a pre-screening method into the production line that eliminates potentially defective units. This combination of building in quality and screening out projected early failures has resulted in superior quality and reliability.

Most large-scale integrated circuits use high-density MOS technology with state-of-the-art high performance due to improved fine-line generation techniques. When physical parameters are reduced, circuit-density and performance increase while active circuit power dissipation decreases. The information presented here will show that this advanced technology combined with the practice of TQC yields products as reliable as those from previous technologies.

APPROACHES TO TQC

TQC activities are geared toward total customer satisfaction. The success of these activities depends on management's commitment to enhancing employee development, maintaining a customer-first attitude, and fulfilling community responsibilities.

TQC is implemented in the following steps. First, quality control is embedded into each process, allowing early detection of possible failure mechanisms and immediate feedback. Second, the reliability and quality assurance policy is upheld through company-wide quality control activities. Third, emphasis is placed on research and development efforts to achieve even higher standards of device quality and reliability. Fourth, extensive failure analysis is performed periodically, and appropriate corrective actions are taken as preventative measures.

Process control limits are based on statistical data gathered from this analysis and used to determine the effectiveness of the in-process quality control steps.


New standards are continuously upgraded, and the iterative process continues. The goal is to maintain the superior product quality and reliability that has become synonymous with the NEC name.

Zero Defects Program

One of the quality control activities that involves every staff level is the Zero Defects (ZD) Program. The purpose of the ZD Program is to minimize, if not prevent, defects due to controllable causes. These activities are organized by groups of workers around these four premises.

- A group must have a target or purpose to pursue.
- Several groups can be organized to pursue a common target.
- Each group must have a responsible leader.
- Each group is well supported by management.

Figure 1. NEC's Quality Control System



The group's target is selected from items relating to specifications, inspections, operation standards, etc. When past data is available, a Pareto diagram is created and reviewed to select an item most in need of quality improvement. Target defects related to this item are clearly defined. Records are analyzed to compute numerical equivalents of the defects. Then, action is taken to control these defects.

Statistical Approach

Another approach to quality control is statistical analysis. NEC uses statistical analysis at each stage of LSI product development, trial runs, and mass production. Some implementations of this statistical approach are:

- Process comparisons
- Control charts
- Data analysis
 - Correlation, regression, multivariate, etc.
- Cp/Cpk studies
 - Variables and attributes data (performed monthly)


Process control sheets and other QC tools are used to monitor important parameters such as Cp, Cpk, X, X-R, electrical parameters, pattern dimensions, bond strength, test percentage defects, etc. The results of these studies are monitored by the production staff, QC engineers, and other associated engineers. If any out-of-control or out-of-specification limit is observed, corrective procedures are quickly taken.

IMPLEMENTATION OF QUALITY CONTROL

Building quality into a product requires early detection of possible failure mechanisms and immediate feedback to remove such problems. A fixed quality inspection station often cannot provide prompt and accurate feedback about the process steps prior to the inspection. Quality control functions have therefore been distributed into each process step including the conceptual stage. The most significant areas where quality control has been placed include:

- Product development
- Incoming material inspection
- Wafer processing
- Chip mounting and packaging
- Electrical testing and infant mortality screening
- Outgoing material inspection
- Reliability assurance tests
- Process/product changes

Figure 2. New Product Development



83RD-7612A

Product Development

New product development includes the product concept, device proposal review, physical element design and organization, engineering evaluation, and, finally, product transfer to manufacturing. Quality and reliability are considered at every step. The new product development flow at NEC is shown in figure 2.

Design is the first and most important step in new product development. NEC believes that the foundation of device quality is determined at the design stage. The four steps involved are circuit design, mask pattern layout, package design, and the setting of process and product manufacturing conditions. Design standards have been established at NEC to maximize quality and reliability.

After completion of the design, a design review is performed to check for conformity to design standards and to consider other factors influencing reliability and quality. At this stage, modification or re-design may be necessary. NEC believes that design reviews are essential for product modifications as well as newly designed products.

Once a design successfully passes its review, a trial run takes place in which the product's electrical and mechanical characteristics, quality, and reliability are evaluated.

Additional runs are performed in which process conditions are varied deliberately, causing characteristic factors to change in mass production. These samples are evaluated to determine the best combination of process conditions. Reliability tests are then conducted to check the new product's electrical and mechanical stress resistance. If no problems are found at this stage, the product is approved for mass production.

Mass production begins after the product design department prepares a schedule that includes reliability and quality control steps. The standards for production and control steps are continuously re-examined for possible improvement, even after mass production has started.

Incoming Material Inspection

NEC has the following programs to control incoming materials:

- Vendor/material qualification system
- Purchasing specifications for materials
- Incoming materials inspection
- Inspection data feedback

- Meetings with vendors concerning quality
- Vendor audits

If any parts or materials are rejected at incoming inspection, they are returned to the vendor with a rejection notification form specifying the failure items and modes. The results of these inspections are used to rate the vendors for future purchasing.

In-Process Quality Inspection

Typical in-process quality inspections performed at wafer fabrication, chip mounting and packaging, and device testing stages are listed in appendix 1A and appendix 1B.

Electrical Testing and Screening

At the first electrical test, dc parameters are tested according to electrical specifications on 100% of each lot. This is a prescreening prior to any infant mortality test. At the second electrical test, ac functional tests as well as dc parameter tests are performed on 100% of each lot. If the percentage of defective units in a lot is unacceptably high in this test, the lot is subjected to an infant mortality rescreen. During this time, any defective units undergo extensive failure analysis. The results of these analyses are fed back into the process through corrective actions.


Figure 3 is a flowchart of the typical infant mortality screening and electrical testing.

Outgoing Inspection

Prior to warehouse storage or shipment, lots are subjected to an outgoing inspection according to the following sampling plan:

- Electrical
 - Dc parameters, lot tolerance parts defective (LTPD) 3%
 - Ac functional LTPD 3%
- Appearance
 - Major LTPD 3%
 - Minor LTPD 7%

Figure 3. Electrical Testing and Screening



Reliability Assurance Tests

Prior to shipment, representative samples from each process family are taken on a regular basis and subjected to monitoring reliability tests. This testing is performed to confirm that NEC's products continually meet their field reliability targets.

Process/Product Changes

As mentioned previously, a design review occurs for product changes as well as for new products. Once a design is approved and processes are altered for maximum quality, qualification testing is performed to check reliability. If the test results are acceptable, the product is internally qualified for mass production.

The typical reliability qualification tests performed at NEC are listed in appendix 3.

RELIABILITY THEORY

Reliability is defined as a characteristic of an item expressed by the probability that it will perform a required function, under specific conditions, for a cer-

tain period of time. The concept of probability, the definition of required function, and the knowledge of how time affects the item of concern are therefore necessary tools for the study of reliability.

Definition of a required function, by implication, treats the definition of a failure. Failure of a device is defined as the termination of a device's ability to perform its required function. A device has failed if it is unable to meet guaranteed values given in its electrical specifications.

Failures are categorized by the period of time in which they occur. The critical times used in the discussion of device reliability and failure are the periods of early, random, and wearout failures. Probability is used to quantitatively estimate reliability levels during these periods as well as overall reliability. The relevant theories and methods of calculation will be discussed later.


Regarding individual devices, specific failure mechanisms seen in life tests and in infant mortality screening tests are the parameters of concern in the determination of overall device failure rates, thus reliability levels.

Regarding systems, the sum of individual device failure rates is the expected failure rate of the system hardware.

Life Distribution

The fundamental principles of reliability engineering predict that the failure rate of a group of devices will follow the well-known bathtub curve in figure 4.

Figure 4. Reliability Life (Bathtub) Curve



The curve is divided into three regions: infant mortality, random failures, and wearout failures.

The infant mortality section of the curve, where the failure rate is declining rapidly, represents the early-life device failures. These failures are usually associated with one or more manufacturing defects.

After a period of time, the failure rate reaches a low value. This random failure area of the curve represents the useful portion of a device's life. During this random failure period, a slight decline is observed due to the depletion of potential random failures from the general population.

Wearout failures occur at the end of useful device life. These failures are observed in the rapidly rising failure rate portion of the curve; devices are wearing out both physically and electrically.

Therefore, for a device that has a very long life expectancy compared to the system that contains it, the areas of concern will be the infant mortality and random failure portions of the bathtub curve.

Failure Distribution at NEC

To eliminate infant mortality failures, NEC subjects its products to production burn-in whenever necessary. This burn-in is performed at an elevated temperature on 100% of the devices involved and is designed to remove potentially defective units.

After elimination of early device failures, a system will be left to the random failures of its components. To make proper projections of the failure rate of a system in the operating environment, random failure rates must be predicted for the system's components.

To qualitatively study random failures, integrated circuits returned from the field, as well as in-house life testing failures, undergo extensive failure analyses at respective NEC manufacturing divisions. Failure mechanisms are identified and resulting data is fed back to appropriate production and engineering groups. Long-term failure rates are determined from this data to quantitatively study this random failure population.

Infant Mortality Failure Screening

Establishing infant mortality screening requires knowledge of likely failure mechanisms and their associated activation energies.

Typical problems associated with infant mortality failures are manufacturing defects and process anomalies, which consist of contamination, cracked chips, wire bond shorts, or bad wire bonds. Since these problems can result from a number of possible failure mechanisms, the activation energy for infant mortality can vary considerably. Correspondingly, the effectiveness of an infant mortality screening condition (preferably at some stress level to shorten the screening time) varies greatly with the failure mechanism.

For example, failures due to ionic contamination have an activation energy of approximately 1.0 eV. Therefore, a 15-hour stress at 125°C junction temperature would be the equivalent of approximately 314 days of operation at a junction temperature of 55°C. On the other hand, failures due to oxide defects have an activation energy of approximately 0.3 eV. A 15-hour stress at 125°C junction temperature in this case would be the equivalent of approximately 4 days of operation at 55°C junction temperature. The condition and duration of infant mortality screening is determined by the economic factors involved in the screening and by the allowable rate of component failure. A component failure causes a system failure.

Empirical data gathered at NEC indicates that any early failures generally occur after less than 4 hours of stress at 125°C ambient temperature. This fact is supported by the bathtub curve created from actual life test results. The failure rate after 4 hours of such stress testing shows random distribution as opposed to the rapidly decreasing failure rate observed in the early life portion of the curve.

Whenever necessary, NEC has adopted this infant mortality burn-in at 125°C as a standard production screening procedure. NEC believes it is imperative that failure modes associated with such infant mortality screens be understood and fixed at the manufacturing level. Failure analysis is performed on all infant mortality failures for this purpose. This in-line data coupled with data accumulated from the field is used to introduce corrective actions and quality improvement measures. If the early-life failures of a device can be minimized or eliminated and countermeasures appropriately monitored, then such screens can be eliminated. The result of such practices is that field reliability of NEC devices is an order of magnitude higher than NEC's long-term failure rate goals.

Table 1. Typical Reliability Test Results

Name	Type	HTB	T/H	PCT	T/C
Micro (Note 1)	NMOS	9/23817 (15 FIT)	3/13625	0/5034	0/1817
	CMOS	7/20361 (6.6 FIT)	6/15155	8/16727	0/5913
Memory (HTOL)	DRAM (Note 2)	9/13072 (8.2 FIT)	2/12796	4/8477	3/3085
	1 Meg DRAM (Note 3)	24/13459 (68 FIT)	0/5414	0/2920	0/2100
	4 Meg DRAM (Note 4)	4/2150 (4.2 FIT)	0/550	0/550	0/760
	SRAM (Note 5)	0/3966 (6.6 FIT)	0/275	0/316	0/305
	1 Meg SRAM (Note 5)	0/458 (5.8 FIT)	1/3026	0/3838	0/1350
ASIC (Note 6)	CMOS	7/6146 (43 FIT)	2/2848	4/9159	6/5738
	ECL	0/1368 (8 FIT)	—	—	0/246
	BiCMOS	3/2801 (29 FIT)	0/3505	0/4370	0/5555

Note:

Information in the table above has been extracted from NEC report numbers:

- (1) IRQ-3Q-22833
- (2) TRQ-89-01-0021
- (3) TRQ-89-01-0021
- (4) IRQ-2Q-70117
- (5) TRQ-90-11-0085
- (6) TRQ-91-02-0093

Accelerated Reliability Testing

NEC performs extensive reliability testing at both pre-production and post-production levels to ensure that all products meet NEC's minimum expectations and those of the field.

Assume an electronic system contains 1000 integrated circuits and that 1% system failures per month can be tolerated by this system. The allowable failure rate per component is then calculated as follows:

$$\frac{1\% \text{ failures}}{720 \text{ hours} \times 1000 \text{ pieces}} = (0.0014) \frac{\% \text{ failures}}{1000 \text{ hours}} = 14 \text{ FITs}$$

The rate of 14 FITs corresponds to one failure in 85 devices during an operating test of approximately 10,000 hours. To demonstrate this reliability level in a reasonable amount of time, a test condition is apparently required to accelerate the time-to-failure in a predictable and understandable way.

The most common method for decreasing time-to-failure is the use of high temperature to accelerate physiochemical reactions that can lead to device fail-

ure. Other stressful environmental conditions are voltage, current, humidity, vibration, or some combination of these. Appendix 2 lists typical accelerated reliability assurance tests performed at NEC on molded integrated circuits. Table 1 shows the results of some of these tests for various process types.

Reliability Assurance Tests

NEC's life tests consist of the high-temperature operating/bias life (HTOL/HTB), the high-humidity storage life (HHSL), the high-temperature, high-humidity (T/H = HHSL + bias), and the high-temperature storage life (HTSL). Additionally, NEC performs various environmental and mechanical tests.

HTOL/HTB Test. These tests are used to accelerate failure mechanisms by operating devices in a dynamic (operating life) or static (bias) condition at an elevated temperature of 125°C. The data obtained is translated to a lower temperature to estimate device life expectancy using the Arrhenius relationship explained later.

HHSI and T/H Tests. Integrated circuits are extremely sensitive to the effects of humidity such as electrolytic corrosion between biased lines. The high-temperature and high-humidity tests are performed to detect failure mechanisms accelerated by temperature and humidity, such as leakage related problems and drifts in device parameters due to process instability.

HTSL Test. Another common test is the high-temperature storage life test in which devices are subjected to elevated temperatures with no applied bias. This test is used to detect process instability and stress migration problems.

Environmental Tests. Other environmental tests such as the pressure cooker test (PCT) or the temperature cycling test (T/C) detect problems related to the package and/or interactions between materials as well as the degradation of environmentally sensitive device characteristics.

Failure Rate Calculation/Prediction

To predict the device failure rate from accelerated life test data, the activation energies of the failure mechanisms involved should be considered. In some cases, an average activation energy is assumed to accomplish a quick first-order approximation. NEC assumes an average activation energy of 0.7 eV for most products (0.3 eV for high-density memory devices). This average value has been assessed from extensive reliability test results and yields a conservative failure rate.

Since most semiconductor failures are temperature dependent, the Arrhenius relationship is used to normalize failure rate predictions at a system operation temperature of 55°C. It assumes that temperature dependence is an exponential function that defines the probability of failure occurrence, and that degradation of a performance parameter is linear with time. The Arrhenius model includes the effects of temperature and activation energies of the failure mechanisms in the following Arrhenius equation:

$$A = \exp \frac{-E_A(T_{J1} - T_{J2})}{k(T_{J1})(T_{J2})}$$

Where:

A(T) = Acceleration factor

E_A = Activation energy

T_{J1} = Junction temperature (in K) at T_{A1} = 55°C

T_{J2} = Junction temperature (in K) at T_{A2} = 125°C

k = Boltzmann's constant = 8.62 x 10⁻⁵ eV/K

Because the thermal resistance and power dissipation of a particular device type cannot be ignored, junction temperatures (T_{J1} and T_{J2}) are used instead of ambient temperatures (T_{A1} and T_{A2}). We calculate junction tem-

peratures using the following formula:

$$T_J = T_A + (\text{thermal resistance})(\text{power diss. at } T_A)$$

With this information, a temperature acceleration factor can be calculated.

In some cases, the effect of voltage acceleration on failure rate must also be considered. Voltage acceleration can be characterized by the following equation: A(V) = exp [-β(V_d - V_s)]

Where:

V_d = Operating voltage (5.5 V)

V_s = Life test stress voltage (7 V)

β = Empirically determined constant (dependent on electric field constant and oxide thickness)

The constant β has been given the value ≈ 1, which is a conservative figure. Therefore, the overall acceleration factor will be determined as the product:

$$A(T,V) = A(T) * A(V)$$

To estimate long-term failure rate, the acceleration factor must be multiplied by the actual time to determine the simulated test time. From the high-temperature operating or bias life test results, failure rates can then be predicted at a 60% confidence level using the following equation:

$$L = \frac{(X^2)10^5}{2T}$$

Where:

L = Failure rate in %/1000 hours

X² = The tabular value of chi-squared distribution at a given confidence level and calculated degrees of freedom (2f + 2, where f = number of failures)
See note below.

T = # of equivalent device hours = (# of devices) x (# of test hours) x (acceleration factor)

Note: Since the failures of concern here are the long-term failures, not the infant mortality failures (that is, the end of the downward slope and the middle constant section of the bathtub curve in figure 4), X² is determined by assuming a one-sided, fixed time test.

Another method of expressing failures is in FITs (failures in time). One FIT is equal to one failure in 10⁹ hours. Since L is already expressed as %/1000 hours (10⁻⁵ failure/hr), an easy conversion from %/1000 hours to FIT would be to multiply the value of L by 10⁴.

To accurately determine this failure rate, a statistically large sample size must be accumulated. Depending on the accuracy needed, the following conditions should be imposed:

- A minimum of 1.2 million device hours (equal to sample size multiplied by test period) at 125°C should be accumulated to accurately predict a failure rate of 0.02% per 1000 hours at 55°C, with a 60% confidence level.
- A minimum of 3 million device hours at 125°C should be accumulated to accurately predict a failure rate of 0.01% per 1000 hours at 55°C, with a 60% confidence level.

Failure Rate Calculation Example. As an example of how this failure rate is calculated, assume a sample of 960 pieces was subjected to 1000 hours at 125°C burn-in. One reject was observed. Given that the acceleration factor was calculated to be 34.6 using the Arrhenius equation, what is the failure rate normalized to 55°C using a confidence level of 60%? Express the failure rate in FITs.

Solution:

$$\text{For } n = 2f + 2 = 2(1) + 2 = 4, X^2 = 4.046$$

$$\begin{aligned} \text{Then } L &= \frac{(X^2)10^5}{2T} \quad (\%/1000 \text{ hours}) \\ &= \frac{(X^2)10^5 (\%/1000 \text{ hours})}{2(\# \text{ devices})(\# \text{ test hours})(\text{accel. factor})} \\ &= \frac{(4.046)10^5}{2(960)(1000)(34.6)} = 0.0061 \quad (\%/1000 \text{ hours}) \end{aligned}$$

$$\text{Therefore, FIT} = (0.0061)(10^4) = 61$$

Failure Rate Goals

Reject rates at customer's incoming inspection, infant mortality rates, and long-term failure rates are monitored and checked against quality and reliability targets. Long-term failure rate goals are based on mask and process designs. NEC's quality and reliability targets are listed in table 2.

Table 2. Quality and Reliability Targets

Year	Memory		Micro	ASIC		
	ECL RAM	MOS	BICMOS	ECL	CMOS	
Reject Rate at Customer's Incoming Equipment Inspection (PPM)						
1991	30	30	70	300	80	80
1992	30	30	50	200	50	60
Long-Term Reliability (FIT)						
1991	30	30	30	300	30	90
1992	30	30	20	300	30	80
Infant Mortality						
1991	30	30	40	300	50	270
1992	30	30	30	300	50	240

FAILURE ANALYSIS

At NEC, failure analysis is performed not only on reliability testing and field failures, but also on products that exhibit defects during production. This data is closely checked for correlation process quality information, inspection results, and reliability test data. Information derived from these failure analyses is fed back into the process.

Since many failure mechanisms can be exhibited by LSI devices, highly advanced analytical tools and methodologies are required to investigate such LSI failures in detail. The standard failure analysis flowchart relating to the returned products from customers is shown in appendix 4.


SUMMARY

Building quality and reliability into products by forming a total quality control system is the most efficient way to ensure product success.

















The combination of building quality into products, effective prescreening of potential failures, and monitoring of reliability through extensive testing has established a singularly high standard for NEC's large-scale integrated circuits, as demonstrated in the most recent year's production.

The company's quality control program supports continuous research and development activities, extensive failure analysis, and process improvements. With this extensive program, NEC continuously sets and maintains higher standards of quality and reliability.

Appendix 1A. Typical QC Flow for CMOS Fabrication



Appendix 1B. Typical QC Flow for PLCC Assembly/Test

Process/Materials	Inspection of Manufacturing Conditions				Inspection of Manufacturing Qualities			
	Inspection Item	Frequency	Instrument	Inspected by	Inspection Item	Frequency	Instrument	Inspected by
1  Sorted Wafers								
2  Wafer Visual					Wafer Visual	100%	Naked Eye	Operator
3  Dicing	Table Speed DI Water Blade Height	Every Shift	Indicators Gauges	P.C.	Sawing Dimensions	Before Running	Microscope With Filter Eyepiece	Operator
4  Break and Expand	Wafer Break Conditions Wafer Expand Conditions	Every Shift	Indicators Gauges	P.C.	Wafer Visual	100%	Naked Eye	Operator
5  Die Visual Inspection					Die Visual	Every Lot Sampling (Or 100%)	Microscope	Operator
6  Lead Frames	Die Attached Conditions	Every Shift	Indicators Thermocouple, Potentiometer	P.C.	Die Visual Epoxy Coverage	Every Magazine	Naked Eye	Operator
7  Die Attached	Temperature					Every Shift	Microscope	
8  Epoxy Cure (Not Done for Gold Die Attached product)	Heat Temperature N ₂ Flow	Every Shift	Indicators Gauges	P.C.	Shear Strength	Every Shift	Dynamometer	Operator
9  Fine Wire	Bonding Conditions	Every Shift	Indicators	P.C.	Visual	Every Magazine	Microscope	Operator
10  Wire Bonding	Temperature	Every Week	Thermocouple and Potentiometer	P.C.	Wire Pull Test	Every Shift	Tension Gauge	Operator
11  Pre-Seal Visual Inspection					Die Visual	Every Lot Sampling (Or 100%)	Microscope	Inspector
12  Molding Compound	Temperature of Pellet, Expiration Date	Every Shift	Thermocouple	P.C.				
13  Molding	Temperature Profile of Die Set Preheat Temperature Pressure Cure Time	Every Shift	Thermocouple, Potentiometer	P.C.	Visual	100%	Naked Eye	Operator
14  Mold Aging	Temperature	Every Shift	Indicator	P.C.				
15  Deflashing	Deflashing Conditions Concentration Density Water Jet Pressure	Every Shift Every Week Every Week Every Day	Indicators Titration Density Meter Gauge	P.C. Tech. Tech. Tech.	Visual	Every Lot	Naked Eye	Operator
16  Plating	Plating Conditions Concentration	Every Day Every Week	Indicators Titration	P.C. Tech.				

2

Appendix 1B. Typical QC Flow for PLCC Assembly/Test (cont)

Process/Materials		Inspection of Manufacturing Conditions				Inspection of Manufacturing Qualities			
		Inspection Item	Frequency	Instrument	Inspected by	Inspection Item	Frequency	Instrument	Inspected by
17	Plating Inspection					Visual Plating	Every Lot	Naked Eye	Technician
						Thickness	Every Lot	X-ray	Technician
						Composition	Every Lot	X-ray	Technician
						Solderability	Once/Day	Naked Eye	Technician
18	Marking Ink	Marking Conditions	Every Shift	Indicators	P.C.	Visual	Every Lot	Naked Eye	Operator
19	Marking								
20	Mark Cure	Temperature	Every Shift	Thermocouple	P.C.	Marking Permanency	Twice/Shift	Automatic Tester	Operator
21	Lead Forming	Dimensions	Every Shift (Before Running)	Test Jlg. Caliper	Operator	Visual	Every Lot	Naked Eye	Operator
22	Final Assembly Inspection					Visual	Every Lot	Magnifying Lamp	Operator
23	First Electrical Sorting	P.M. Check Sample Check	Every Day Before Testing	P.M. Jlg. Test Samples	Operator Operator	Electrical Characteristics	100%	IC Tester	Operator
24	Burn-In (When Necessary)	Burn-In Conditions	Every Batch	Indicator	P.C.				
25	First Electrical Sorting		Every Day Before Testing	P.M. Jlg. Test Samples	Operator Operator	Electrical Characteristics	100%	IC Tester	Operator
26	Reliability Assurance Test		Every Month						
27	In-Warehouse Inspection		Every Day Before Testing	P.M. Jlg. Test Samples		Electrical Characteristics	Every Lot	IC Tester	Inspector
						Visual (Major)	Every Lot	Naked Eye and Microscope	Inspector
						Visual (Minor)	Every Lot	Naked Eye	Inspector
28	Warehousing								

83RD-7516B

Appendix 2. Typical Reliability Assurance Tests

Test	Symbol	MIL-STD-883C Method	Test Conditions
High-temperature operating/bias life (Note 1)	HTOL/HTB	1005	T _A = 125°C; V _{DD} specified per device type
High-temperature storage life (Note 1)	HTSL	1008	T _A = 150°C (175° or 200°C in some cases)
High-temperature/high-humidity (Note 1)	T/H		T _A = 85°C; RH = 85%; V _{DD} = 5.5 V
High-humidity storage life (Note 1)	HHSL		T _A = 85°C; RH = 85%
Pressure cooker (Note 1)	PCT		T _A = 125°C; P = 2.3 atm; RH = 100%
Temperature cycling (Note 1)	T/C	1010	-65°C to +150°C; 1 hour/cycle
Lead fatigue (Note 2)	C3	2004	90-degree bends; 3 bends without breaking
Solderability (Note 3)	C4	2003	230°C; 5 sec; rosin base flux
Soldering heat/temperature cycle/ thermal shock (Note 1)	C6	1010 1011 (Note 4)	10 sec @ 230°C; rosin base flux Ten 1-hour cycles @ -65°C to +150°C Fifteen 10-minute cycles @ 0°C to +100°C

Notes:

- (1) Electrical test per data sheet is performed. Devices that exceed the data sheet limits are considered rejects.
- (2) Broken lead is considered a reject.
- (3) Less than 95% coverage is considered a reject.
- (4) MIL-STD-750A, method 2031.

Appendix 3. New Product/Process Change Tests


Test	Sample Size	Newly Developed Product	Shrink Die	New Package	Wafer	Assembly	Test Conditions
High-temperature operating/bias life	20 - 50 pieces; 1 - lots	0	0	0	0	0	See appendix 2; 1000H
High-temperature storage life	10 - 20 pieces; 1 - 3 lots	0	0	0	0	0	T = 150°C (plastic); T = 175°C (ceramic); 1000H
High-temperature/ high-humidity bias life (plastic package)	20 - 50 pieces; 1 - 3 lots	0	0	0	0	0	See appendix 2; 1000H
Pressure cooker (plastic package)	10 - 20 pieces; 1 - 3 lots	0	0	0	0	0	See appendix 2; 288H
Thermal environmental	10 - 20 pieces; 1 - 3 lots	0	X	0	X	0	See appendix 2
Mechanical environmental (ceramic package)	10 - 20 pieces; 1 - 3 lots	0	X	0	X	0	20G, 10 - 2000Hz; 1500G, 0.5 ms; 20000G, 1 min
Lead fatigue	5 pieces; 1 - 3 lots	X	-	X	-	X	See appendix 2
Solderability	5 pieces; 1 - 3 lots	X	-	X	-	X	See appendix 2
ESD	20 pieces; 1 - 3 lots	0	0	0	0	X	(1) C = 200 pF, R = 0 (2) C = 100 pF, R = 1.5 k
Long term T/C	10 - 50 pieces; 1 - 3 lots	0	0	0	0	0	See appendix 2; 1000 cy

Notes:

0: Performed. X: Perform if necessary. -: Not performed.

Reliability and Quality Control

Appendix 4. Failure Analysis Flowchart



Digital Signal Processors

Digital Signal Processors

Section 3**Digital Signal Processors**

μPD77C20A, 7720A, 77P20	3a
Digital Signal Processors	
μPD77C25/77P25	3b
Digital Signal Processor	
μPD77220, 77P220	3c
24-Bit Fixed-Point Digital Signal Processor	
μPD77230A, 77P230	3d
32-Bit Floating-Point Digital Signal Processor (150 ns cycle time)	
μPD77240	3e
32-Bit Floating-Point Digital Signal Processor (90 ns cycle time)	
μPD77810	3f
Modem Digital Signal Processor	
μPD7281	3g
Image Pipelined Processor	
μPD9305	3h
Memory Access and General Bus Interface for the μPD7281	

Description

The μ PD77C20A, μ PD7720A, and μ PD77P20—three signal processing interface (SPI) chips that are functionally the same—are advanced architecture microcomputers optimized for signal processing algorithms. Their speed and flexibility allow these SPIs to efficiently implement signal processing functions in a wide range of environments and applications.

The 7720A SPI, a revision of the 7720, the original mask ROM chip, uses a third less power than the 7720.

The 77C20A is a CMOS pin-for-pin compatible version of the NMOS version, 7720A. This advanced architecture CMOS microcomputer has power requirements 80 percent less than the 7720A, making the 77C20A appropriate for portable applications and other designs requiring low power and low heat dissipation.

Minor differences between 7720A and 77C20A are described in the Instruction Timing section.

The 77P20 is an ultraviolet erasable and electrically programmable (EPROM) version of the 7720A. Program and data ROM, masked for the 7720A, are implemented in EPROM for the 77P20. The 77P20 is useful in prototype applications or in systems where product quantities are insufficient for masked ROM development.

Since the inception of 7720 and its companion EPROM version, 77P20, there have been several mask revisions to improve manufacturability and function. A 77P20 must always be used to verify the functions of a user's system before ROM code for 77C20A or 7720A is submitted, but certain early versions of 77P20 must not be used for final verification. Refer to the section on μ PD77P20 for details.

Features

- Low-power CMOS: 24 mA typical current use (77C20A)
- Fast instruction execution: 240 ns with 8.333-MHz clock
- 16-bit data word
- Multioperation instructions for fast program execution: multiply, accumulate, move data, adjust memory pointers—all in one instruction cycle
- Modified Harvard architecture with three separate memory areas
 - Program ROM (512 x 23 bits)
 - Data ROM (510 x 13 bits)
 - Data RAM (128 x 16 bits)
- 16 x 16-bit multiplier; 31-bit product with every instruction
- Dual 16-bit accumulators
- External maskable interrupt
- Four-level stack for subroutines and/or interrupt
- Multiple I/O capabilities
 - Serial: 8- or 16-bit (480 ns/bit)
 - Parallel: 8- or 16-bit
 - DMA
- Compatible with most μ Ps, including:
 - μ PD8080
 - μ PD8085
 - μ PD8086/88
 - μ PD780 (Z80®)
- Single +5-volt power supply
- NMOS technology (7720A, 77P20)
- Extended temperature range

Applications

- Portable telecommunications equipment
- Digital filtering
- High-speed data modems
- Fast Fourier transforms (FFT)
- Speech synthesis and analysis
- Dual-tone multifrequency (DTMF) transmitters/receivers
- Equalizers
- Adaptive control
- Numerical processing

Performance Benchmarks

- Second-order digital filter (biquad): 2.21 μ s
- Sin/cos of angles: 5.16 μ s
- μ /A law to linear conversion: 0.49 μ s
- FFT
 - 32-point complex: 0.7 ms
 - 64-point complex: 1.6 ms


Z80 is a registered trademark of Zilog Corporation.

Ordering Information


Part Number	Package	Max Frequency of Operation	Normal Temperature Range
μPD77C20AC	28-pin plastic DIP	8.33 MHz	-40 to +85°C
	ALK 28-pin PLCC		
	AL 44-pin PLCC		
	AGW 32-pin SOP		
μPD7720AC	28-pin plastic DIP	8.33 MHz	-10 to +70°C
μPD77P20D	28-pin cerdip	8.196 MHz	-10 to +70°C

Pin Configurations


28-Pin DIP, Plastic and Ceramic




28-Pin PLCC



32-Pin SOP



44-Pin PLCC



Pin Identification

Symbol	Function
A ₀	Status/data register select input
CLK	Single-phase master clock input
\overline{CS}	Chip select input
D ₀ -D ₇	Three-state I/O data bus
\overline{DACK}	DMA request acknowledge input
DRQ	DMA request output
INT	Interrupt input
P ₀ , P ₁	General-purpose output control lines
\overline{RD}	Read control signal input
RST	Reset input
SCK	Serial data I/O clock input
SI	Serial data input
\overline{SIEN}	Serial input enable input
SO	Three-state serial data output
\overline{SOEN}	Serial output enable input
SORQ	Serial data output request
\overline{WR}	Write control signal input
GND	Ground
V _{CC}	+5 V power supply
NC/V _{pp} /V _{CC}	No connection (77C20A, 7720A)/ programming voltage (77P20)

PIN FUNCTIONS

A₀ (Status/Data Register Select)

This input selects data register for read/write (low) or status register for read (high).

CLK

This is the single-phase master clock input.

\overline{CS} (Chip Select)

This input enables data transfer through the data port with \overline{RD} or \overline{WR} .

D₀-D₇ (Data Bus)

This three-state I/O data bus transfers data between the data register or status register and the external data bus.

\overline{DACK} (DMA Request Acknowledge)

This input indicates to the SPI that the data bus is ready for a DMA transfer ($\overline{DACK} = \overline{CS}$ and A₀ = 0).

DRQ (DMA Request)

This output signals that the SPI is requesting a data transfer on the data bus.

INT (Interrupt)

A low-to-high transition on this pin executes a call instruction to location 100H if interrupts were previously enabled.

P₀, P₁

These pins are general-purpose output control lines.

\overline{RD} (Read Control Signal)

This input latches data from the data or status register to the data port where it is read by an external device.

RST (Reset)

This input initializes the SPI internal logic and sets the PC to 0.

SCK (Serial Data I/O Clock)

When this input is high, a serial data bit is transferred.

SI (Serial Data Input)

This pin inputs 8- or 16-bit serial data words from an external device such as an A/D converter.

\overline{SIEN} (Serial Input Enable)

This input enables the shift clock to the serial input register.

SO (Serial Data Output)

This three-state port outputs 8- or 16-bit data words to an external device such as a D/A converter.

\overline{SOEN} (Serial Output Enable)

This input enables the shift clock to the serial output register.

SORQ (Serial Data Output Request)

This output specifies to an external device that the serial data register has been loaded and is ready for output. SORQ is reset when the entire 8- or 16-bit word has been transferred.

μ PD77C20A, 7720A, 77P20

\overline{WR} (Write Control Signal)

This input writes data from the data port into the data register.

GND

This is the connection to ground.

V_{CC} (Power Supply)


This pin is the +5-volt power supply.

NC/V_{PP}/V_{CC}

This pin is not internally connected in the 77C20A and 7720A. In the 77P20, this pin inputs the programming voltage (V_{PP}) when the part is being programmed.

This pin must be connected to V_{CC} for proper 77P20 operation. Consult the section on the μ PD77P20 for details.

Block Diagram



83RD-7366B

FUNCTIONAL DESCRIPTION

The primary bus (unshaded in the block diagram) makes a data path between all of the registers (including I/O), memory, and the processing sections. This bus is referred to as the IDB (internal data bus). The multiplier input registers K and L can be loaded not only from the IDB but alternatively via buses (darkened in the block diagram) directly from RAM to the K register and directly from data ROM to the L register. Output from the multiplier in the M and N registers is typically added via buses (shaded in the block diagram) to either accumulator A or B as part of a multioperation instruction.

The SPI is a complete 16-bit microcomputer on a single chip. ROM space provides program and coefficient storage; the on-chip RAM may be used for temporary data, coefficients, and results. A 16-bit arithmetic/logic unit (ALU) and a separate 16 x 16-bit, fully-parallel multiplier provide computational power. This combination allows the implementation of a "sum of products" operation in a single 240-ns instruction cycle. In addition, each arithmetic instruction allows a number of data movement operations to further increase throughput.

Two serial I/O ports interface to codecs and other serial-oriented devices; a parallel port provides both data and status information to conventional microprocessors. Handshaking signals, including DMA controls, allow the SPI to act as a sophisticated programmable peripheral as well as a standalone microcomputer.

MEMORY

Memory is divided into three types: instruction ROM, data ROM, and data RAM. The 512 x 23-bit words of instruction ROM are addressed by a 9-bit program counter that can be modified by an external reset, interrupt, call, jump, or return instruction.

The data ROM is organized in 510 x 13-bit words that are addressed through a 9-bit ROM pointer (RP register). The RP may be modified simultaneously with arithmetic instructions so that the next value is available for the next instruction. The data ROM is ideal for storing the necessary coefficients, conversion tables, and other constants for your processing needs.

Do not use data ROM locations 0 and 1 in the 77C20A or 7720A. These locations are reserved for storage of test pattern data. (When submitting code, set these locations to 0). Note that 77P20 allows use of these locations, but using them is not advised.

The data RAM is 128 x 16-bit words and is addressed through a 7-bit data pointer (DP register). The DP has extensive addressing features that operate simultaneously with arithmetic instructions, eliminating additional time for addressing or address modification.

ARITHMETIC CAPABILITIES

One of the unique features of the SPI's architecture is its arithmetic facilities. With a separate multiplier, ALU, and multiple internal data paths, the SPI is capable of carrying out a multiply, an add, or other arithmetic operation, and a data move between internal registers in a single instruction cycle.

ALU

The ALU is a 16-bit two's complement unit capable of executing 16 distinct operations on virtually any of the SPI's internal registers, thus giving the SPI both speed and versatility for efficient data management.

Accumulators (ACCA/ACCB)

Associated with the ALU are two 16-bit accumulators, each with its own set of flags, which are updated at the end of each arithmetic instruction (except NOP). Table 1 shows the ACC A/B flag registers. In addition to zero result, sign, carry, and overflow flags, the SPI incorporates auxiliary overflow and sign flags (SA1, SB1, OVA1, OVB1). These flags enable the detection of an overflow condition and maintain the correct sign after as many as three successive additions or subtractions.

Table 1. ACC A/B Flag Registers

Flag A	SA1	SA0	CA	ZA	OVA1	OVA0
Flag B	SB1	SB0	CB	ZB	OVB1	OVB0

Sign Register (SGN)

When OVA1 is set, the SA1 bit will hold the corrected sign of the overflow. The SGN register will use SA1 to automatically generate saturation constants 7FFF(+) or 8000H(-) to permit efficient limiting of a calculated value. The SGN register is not affected by arithmetic operations on accumulator B, but flags SB1, SB0, CB, ZB, OVB1, and OVB0 are affected.

Multiplier

Thirty-one bit results are developed by a 16 x 16-bit two's complement multiplier in 240 ns. The result is automatically latched to two 16-bit registers, M and N, at the end of each instruction cycle. The sign bit and 15 higher bits are in M and the 15 lower bits are in N; the

LSB in N is zero. A new product is available for use after every instruction cycle, providing significant advantages in maximizing processing speed for real-time signal processing.

Stack

The SPI contains a four-level program stack for efficient program usage and interrupt handling.

Interrupt

The SPI supports a single-level interrupt. Upon sensing a high level on the INT pin, a subroutine call to location 100H is executed. The EI bit of the status register automatically resets to 0, disabling the interrupt facility until it is reenabled under program control.

INPUT/OUTPUT

General

The SPI has three communication ports as shown in figure 1: two serial and one 8-bit parallel, each with its own control lines for interface handshaking. Parallel port operation is software-configurable to be in either polled mode or DMA mode. A general-purpose, two-line output port rounds out a full complement of interface capability.

Serial I/O

The two shift registers (SI, SO) are software-configurable to single- or double-byte transfers. The shift registers are externally clocked (SCK) to provide a simple interface between the SPI and serial peripherals such as A/D and D/A converters, codecs, or other SPIs. Figure 2 shows serial I/O timing.

Figure 1. SPI Communication Ports





Figure 2. Serial I/O Timing



3a

Parallel I/O

The 8-bit parallel I/O port may be used for transferring data or reading the SPI's status as shown in table 2. Data transfer is handled through a 16-bit data register (DR) that is software-configurable for double- or single-byte data transfers. The port is ideally suited for operating with 8080, 8085, and 8086 processor buses and may be used with other processors and computer systems.

DMA Mode Option

Parallel data transfers may be controlled (optionally) via DMA control lines DRQ and $\overline{\text{DACK}}$. DMA mode allows high-speed transfers and reduced processor overhead. When in DMA mode, $\overline{\text{DACK}}$ input resets DRQ output when data transfer is completed. $\overline{\text{DACK}}$ does not affect any status register bit or flag bit.

Table 2. Parallel R/W Operation

CS	A ₀	WR	RD	Operation
1	X	X	X	No effect on internal operation; D ₀ -D ₇ are at high impedance levels.
X	X	1	1	
0	0	0	1	Data from D ₀ -D ₇ is latched to DR (Note 1)
0	0	1	0	Contents of DR are output to D ₀ -D ₇ (Note 1)
0	1	0	1	Illegal (SR is read only)
0	1	1	0	Eight MSBs of SR are output to D ₀ -D ₇
0	X	0	0	Illegal (may not read and write simultaneously)

Notes:

- Eight MSBs or 8 LSBs of data register (DR) are used, depending on DR status bit (DRS). The condition of DACK = 0 is equivalent to A₀ = CS = 0.

Status Register

The status register (figure 3) is a 16-bit register in which the eight most significant bits may be read by the system's microprocessor for the latest parallel data I/O status. The RQM and DRS bits can only be affected by parallel data moves. The other bits can be written to (or read) by the SPI's load immediate (LDI) or move (MOV) instructions. The EI bit is automatically reset when an interrupt is serviced.

Figure 3. Status Register (SR)

15	14	13	12	11	10	9	8
RQM	USF1	USF0	DRS	DMA	DRC	SOC	SIC
MSB							
7	6	5	4	3	2	1	0
EI	0	0	0	0	0	P1	P0
LSB							

Table 3. Status Register Flags

Flag	Description
RQM (Request for Master)	A read or write from DR to IDB sets RQM = 1. An external read (write) resets RQM = 0.
USF1 and USF0 (User Flags 1 and 0)	General-purpose flags which may be read by an external processor for user-defined signaling
DRS (DR Status)	For 16-bit DR transfers (DRC = 0). DRS = 1 after first 8 bits have been transferred. DRS = 0 after all 16 bits have been transferred.
DMA (DMA Enable)	DMA = 0 (Non-DMA transfer mode) DMA = 1 (DMA transfer mode)

Table 3. Status Register Flags (cont)

Flag	Description
DRC (DR control)	DRC = 0 (16-bit mode) DRC = 1 (8-bit mode)
SOC (SO Control)	SOC = 0 (16-bit mode) SOC = 1 (8-bit mode)
SIC (SI Control)	SIC = 0 (16-bit mode) SIC = 1 (8-bit mode)
EI (Enable Interrupt)	EI = 0 (interrupts disabled) EI = 1 (interrupts enabled)
P0, P1 (Ports 0 and 1)	P0 and P1 directly control the state of output pins P ₀ and P ₁

INSTRUCTIONS

The SPI has three types of instructions: Load Immediate, Branch, and the multifunction OP instruction. Each type takes the form of a 23-bit word and executes in 240 ns.

Instruction Timing

To control the execution of instructions, the external 8-MHz clock is divided into four phases for internal execution. The various elements of the 23-bit instruction word are executed in a set order. Multiplication automatically begins first. Also, data moves from source to destination before other elements of the instruction. Data being moved on the internal data bus (IDB) is available for use in ALU operations (if P-select field of the instruction specifies IDB). However, if the accumulator specified in the ASL field is also specified as the destination of the data move, the ALU operation becomes an NOP as the data move supersedes the ALU operation.

Pointer modifications occur at the end of the instruction cycle after their values have been used for data moves. The result of multiplication is available at the end of the instruction cycle for possible use in the next instruction. If a return is specified as part of an OP instruction, it is executed last.

An assembly language OP instruction may consist of what looks like one to six lines of assembly code, but all of these lines are assembled together into one 23-bit instruction word. Therefore, the order of the six lines makes no difference in the order of execution described above. However, for understanding the SPI's operation and to eliminate confusion, write assembly code in the order described; that is, data move, ALU operations, data pointer modifications, and then return.

Minor differences exist between 7720A and 77C20A in internal instruction execution timing. Using normal programming instruction statements, the differences will not appear. However, an instruction such as the following will yield a difference between NMOS and CMOS operation.

OP MOV @MEM,B XOR ACCB, RAM

The instruction, which is acceptable using the NEC assembler (AS77201), has an inherent conflict in that data is simultaneously being moved into memory and fetched in one instruction. ALU instructions involving either ACCA or ACCB should not be used. In summary, observe the following rules.

- (1) DST should not be @MEM when PSEL is RAM.
- (2) When SRC is NON, DST must be @NON.
- (3) A should not be used as both DST and ASL.
- (4) B should not be used as both DST AND ASL.


OP/RT Instruction Field Specification

Figure 4 illustrates the OP/RT instruction field specification. There are two instructions of this type, both of which are capable of executing all ALU functions listed in table 4. The ALU functions operate on the value specified by the P-select field (see table 5).

Besides the arithmetic functions, these instructions can also (1) modify the RAM data pointer DP, (2) modify the data ROM pointer RP, and (3) move data along the on-chip data bus from a source register to a destination register. The possible source and destination registers are listed in tables 6 and 7, respectively.

The difference in the two instructions of this type is that RT executes a subroutine or interrupt return at the end of the instruction cycle, but the OP does not. Tables 8, 9, 10, and 11 show the ASL, DPL, DPH, and RPDCR fields, respectively.

Figure 4. OP/RT Instruction Field



3a

Table 4. ALU Field

Mnemonic	D ₁₈	D ₁₇	D ₁₆	D ₁₅	ALU Function	SA1, SB1	SA0, SB0	CA, CB	ZA, ZB	OVA1, OVB1	OVA0, OVBO
NOP	0	0	0	0	No operation	—	—	—	—	—	—
OR	0	0	0	1	OR	x	Δ	0	Δ	0	0
AND	0	0	1	0	AND	x	Δ	0	Δ	0	0
XOR	0	0	1	1	Exclusive OR	x	Δ	0	Δ	0	0
SUB	0	1	0	0	Subtract	Δ	Δ	Δ	Δ	Δ	Δ
ADD	0	1	0	1	ADD	Δ	Δ	Δ	Δ	Δ	Δ
SBB	0	1	1	0	Subtract with borrow	Δ	Δ	Δ	Δ	Δ	Δ
ADC	0	1	1	1	Add with carry	Δ	Δ	Δ	Δ	Δ	Δ
DEC	1	0	0	0	Decrement ACC	Δ	Δ	Δ	Δ	Δ	Δ
INC	1	0	0	1	Increment ACC	Δ	Δ	Δ	Δ	Δ	Δ
CMP	1	0	1	0	Complement ACC (one's complement)	x	Δ	0	Δ	0	0
SHR1	1	0	1	1	1-Bit right shift	x	Δ	Δ	Δ	0	0
SHL1	1	1	0	0	1-Bit left shift	x	Δ	Δ	Δ	0	0
SHL2	1	1	0	1	2-Bit left shift	x	Δ	0	Δ	0	0
SHL4	1	1	1	0	4-Bit left shift	x	Δ	0	Δ	0	0
XCHG	1	1	1	1	8-Bit exchange	x	Δ	0	Δ	0	0

Δ May be affected, depending on the results. 0 Reset
 — Previous status can be held. x Indefinite

Table 5. P-Select Field

Mnemonic	D ₂₀	D ₁₉	ALU Input
RAM	0	0	RAM
IDB	0	1	Internal Data Bus (Note 1)
M	1	0	M Register
N	1	1	N Register

Notes:

- (1) Any value on the on-chip data bus. Value may be selected from any of the registers listed in table 6 source register selections.

Table 6. SRC Field

Mnemonic	D ₇	D ₆	D ₅	D ₄	Source Register
NON	0	0	0	0	No register
A	0	0	0	1	ACCA (Accumulator A)
B	0	0	1	0	ACCB (Accumulator B)
TR	0	0	1	1	TR temporary register
DP	0	1	0	0	DP data pointer
RP	0	1	0	1	RP ROM pointer
RO	0	1	1	0	RO ROM output data
SGN	0	1	1	1	SGN sign register
DR	1	0	0	0	DR data register
DRNF	1	0	0	1	DR no flag (Note 1)
SR	1	0	1	0	SR status register
SIM	1	0	1	1	SI serial in MSB (Note 2)
SIL	1	1	0	0	SI serial in LSB (Note 3)
K	1	1	0	1	K register
L	1	1	1	0	L register
MEM	1	1	1	1	RAM

Notes:

- (1) DR to IDB, RQM not set. In DMA, DRQ not set.
 (2) First bit in goes to MSB, last bit to LSB.
 (3) First bit goes to LSB, last bit to MSB (bit reversed).

Table 7. DST Field

Mnemonic	D ₃	D ₂	D ₁	D ₀	Destination Register
@NON	0	0	0	0	No register
@A	0	0	0	1	ACCA (Accumulator A)
@B	0	0	1	0	ACCB (Accumulator B)
@TR	0	0	1	1	TR temporary register
@DP	0	1	0	0	DP data pointer
@RP	0	1	0	1	RP ROM pointer
@DR	0	1	1	0	DR data register
@SR	0	1	1	1	SR status register

Table 7. DST Field (cont)

Mnemonic	D ₃	D ₂	D ₁	D ₀	Destination Register
@SOL	1	0	0	0	SO serial out LSB (Note 1)
@SOM	1	0	0	1	SO serial out MSB (Note 2)
@K	1	0	1	0	K (Mult)
@KLR	1	0	1	1	IDB → K, ROM → L (Note 3)
@KLM	1	1	0	0	Hi RAM → K, IDB → L (Note 4)
@L	1	1	0	1	L (Mult)
@NON	1	1	1	0	No register
@MEM	1	1	1	1	RAM

Notes:

- (1) LSB is first bit out.
 (2) MSB is first bit out.
 (3) Internal data bus to K, and ROM to L register.
 (4) Contents of RAM address specified by DP₆ = 1, is placed in K register, IDB is placed in L (that is, 1, DP₅, DP₄ DP₃-DP₀).

Table 8. ASL Field

Mnemonic	D ₁₄	ACC Selection
ACCA	0	ACCA
ACCB	1	ACCB

Table 9. DPL Field

Mnemonic	D ₁₃	D ₁₂	Low DP Modify (DP ₃ -DP ₀)
DPNOP	0	0	No operation
DPINC	0	1	Increment DPL
DPDEC	1	0	Decrement DPL
DPCLR	1	1	Clear DPL

Table 10. DPH Field

Mnemonic	D ₁₁	D ₁₀	D ₉	High DP Modify
M0	0	0	0	Exclusive OR of DPH (DP ₆ -DP ₄) with the mask defined by the three bits (D ₁₁ -D ₉) of the DPH field
M1	0	0	1	
M2	0	1	0	
M3	0	1	1	
M4	1	0	0	
M5	1	0	1	
M6	1	1	0	
M7	1	1	1	

Table 11. RPDCR Field

Mnemonic	D ₈	RP Operation
RPNOP	0	No operation
RPDEC	1	Decrement RP

Jump/Call/Branch

Figure 5 shows the JP instruction field specification. Three types of program counter modifications accommodated by the processor are listed in table 12. All the instructions, if unconditional or if the specified condition is true, take their next program execution address from the next address field (NA); otherwise PC = PC + 1.

For the conditional jump instruction, the condition field specifies the jump condition. Table 13 lists all the instruction mnemonics of the jump/call/branch codes. BRCH or CND values not in table 13 are prohibited.

Load Data (LDI)

Figure 6 shows the LD instruction field specification. The load data instruction will take the 16-bit value contained in the immediate data field (ID) and place it in the location specified by the destination field (DST) See table 7.

Figure 5. JP Instruction Field

22	20	17	13	12	4	3	0
1	0	BRCH	CND	NA			

Figure 6. LD Instruction Field

22	20	5	3	0
1	1	ID	DST	

Table 12. BRCH Field

D ₂₀	D ₁₉	D ₁₈	Branch Instruction
1	0	0	Unconditional jump
1	0	1	Subroutine call
0	1	0	Conditional jump

Table 13. BRCH/CND Fields

Mnemonic	D ₂₀	D ₁₉	D ₁₈	D ₁₇	D ₁₆	D ₁₅	D ₁₄	D ₁₃	Conditions
JMP	1	0	0	0	0	0	0	0	No condition
CALL	1	0	1	0	0	0	0	0	No condition
JNCA	0	1	0	0	0	0	0	0	CA = 0
JCA	0	1	0	0	0	0	0	1	CA = 1
JNCB	0	1	0	0	0	0	1	0	CB = 0
JCB	0	1	0	0	0	0	1	1	CB = 1
JNZA	0	1	0	0	0	1	0	0	ZA = 0
JZA	0	1	0	0	0	1	0	1	ZA = 1
JNZB	0	1	0	0	0	1	1	0	ZB = 0
JZB	0	1	0	0	0	1	1	1	ZB = 1
JNOVA0	0	1	0	0	1	0	0	0	OVA0 = 0
JOVA0	0	1	0	0	1	0	0	1	OVA0 = 1
JNOVB0	0	1	0	0	1	0	1	0	OVB0 = 1
JOVB0	0	1	0	0	1	0	1	1	OVB0 = 1
JNOVA1	0	1	0	0	1	1	0	0	OVA1 = 0
JOVA1	0	1	0	0	1	1	0	1	OVA1 = 1
JNOVB1	0	1	0	0	1	1	1	0	OVB1 = 0
JOVB1	0	1	0	0	1	1	1	1	OVB1 = 1
JNSA0	0	1	0	1	0	0	0	0	SA0 = 0
JSA0	0	1	0	1	0	0	0	1	SA0 = 1
JNSB0	0	1	0	1	0	0	1	0	SB0 = 0
JSB0	0	1	0	1	0	0	1	1	SB0 = 1
JNSA1	0	1	0	1	0	1	0	0	SA1 = 0
JSA1	0	1	0	1	0	1	0	1	SA1 = 1
JNSB1	0	1	0	1	0	1	1	0	SB1 = 0
JSB1	0	1	0	1	0	1	1	1	SB1 = 1
JDPL0	0	1	0	1	1	0	0	0	DPL = 0
JDPLF	0	1	0	1	1	0	0	1	DPL = FH
JNSIAK	0	1	0	1	1	0	1	0	SI ACK = 0
JSAIK	0	1	0	1	1	0	1	1	SI ACK = 1
JNSOAK	0	1	0	1	1	1	0	0	SO ACK = 0
JSOAK	0	1	0	1	1	1	0	1	SO ACK = 1
JNRQM	0	1	0	1	1	1	1	0	RQM = 0
JRQM	0	1	0	1	1	1	1	1	RQM = 1

μ PD77C20A, 7720A, 77P20

ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Supply voltage, V_{CC}	
77C20A	-0.5 to +7.0 V
7720A	-0.5 to +7.0 V
77P20	-0.3 to +7.0 V
Programming voltage, V_{PP} (77P20)	-0.3 to +22 V
Input voltage, V_I	
77C20A	-0.5 to $V_{CC} + 0.5$ V
7720A	-0.5 to +7.0 V
77P20	-0.3 to +7.0 V
Output voltage, V_O	
77C20A	-0.5 to $V_{CC} + 0.5$ V
7720A	-0.5 to +7.0 V
77P20	-0.3 to +7.0 V
Operating temperature, T_{OPT}	
77C20A	-40 to +85°C
7720A, 77P20	-10 to +70°C
Storage temperature, T_{STG}	-65 to +150°C

Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

$T_A = -10$ to +70°C; $V_{CC} = +5$ V \pm 5%

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input low voltage	V_{IL}					
77C20A		-0.3		0.8	V	
7720A, 77P20		-0.5		0.8	V	
Input high voltage	V_{IH}					
77C20A		2.2		$V_{CC} + 0.3$	V	
7720A, 77P20		2.0		$V_{CC} + 0.5$	V	
CLK low voltage	$V_{\phi L}$					
77C20A		-0.3		0.45	V	
7720A, 77P20		-0.5		0.45	V	
CLK high voltage	$V_{\phi H}$					
77C20A		3.5		$V_{CC} + 0.3$	V	
7720A, 77P20		3.5		$V_{CC} + 0.5$	V	
Output low voltage	V_{OL}			0.45	V	$I_{OL} = 2.0$ mA
Output high voltage	V_{OH}	2.4			V	$I_{OH} = -400$ μ A
Input load current	I_{LIL}			-10	μ A	$V_{IN} = 0$ V
Input load current	I_{LIH}			10	μ A	$V_{IN} = V_{CC}$
Output float leakage	I_{LOL}			-10	μ A	$V_{OUT} = 0.47$ V
Output float leakage	I_{LOH}			10	μ A	$V_{OUT} = V_{CC}$

Capacitance

Parameter	Symbol	Min	Max	Unit	Conditions
CLK, SCK capacitance	C_{ϕ}		20	pF	$f_c = 1$ MHz
Input pin capacitance	C_{IN}		10	pF	
Output pin capacitance	C_{OUT}		20	pF	

DC Characteristics (cont)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Power supply current	I_{CC}					$f_{CLK} = 8.192 \text{ MHz}$
77C20A			24	40	mA	
7720A			120	170	mA	
77P20			270	350	mA	
V_{PP} current (77P20 only)	I_{PP}	—		70	mA	Program mode max pulse current (Note 1)
		0.5		3.0	mA	Program verify, inhibit (Note 2)

Notes:

(1) $V_{PP} = 21 \pm 0.5 \text{ V}$

(2) For K-level parts: $V_{PP \text{ max}} = (V_{CC} - 0.6 \text{ V}) + 0.25 \text{ V}$
 $V_{PP \text{ min}} = (V_{CC} - 0.6 \text{ V}) - 0.25 \text{ V}$

For all other step levels: $V_{PP \text{ max}} = V_{CC} + 0.25 \text{ V}$
 $V_{PP \text{ min}} = V_{CC} - 0.85 \text{ V}$

3a

AC Characteristics

$T_A = -10 \text{ to } +70^\circ\text{C}$; $V_{CC} = +5 \text{ V} \pm 5\%$

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
CLK cycle time	ϕ_{CY}					
77C20A, 7720A		120		2000	ns	
77P20		122		2000	ns	
CLK pulse width	ϕ_D	60			ns	Note 4
CLK rise time	ϕ_R			10	ns	Note 1
CLK fall time	ϕ_F			10	ns	Note 1
Address setup time for \overline{RD}	t_{AR}	0			ns	
Address hold time for \overline{RD}	t_{RA}	0			ns	
\overline{RD} pulse width	t_{RR}	250			ns	
Data delay from \overline{RD}	t_{RD}			150	ns	$C_L = 100 \text{ pF}$
Read to data floating	t_{DF}	10		100	ns	$C_L = 100 \text{ pF}$
Address setup time for \overline{WR}	t_{AW}	0			ns	
Address hold time for \overline{WR}	t_{WA}	0			ns	
\overline{WR} pulse width	t_{WW}	250			ns	
Data setup time for \overline{WR}	t_{DW}	150			ns	
Data hold time for \overline{WR}	t_{WD}	0			ns	
\overline{RD} , \overline{WR} , recovery time	t_{RW}	250			ns	Note 2
DRQ delay	t_{AM}			150	ns	$C_L = 100 \text{ pF}$
\overline{DACK} delay time	t_{DACK}	1			ϕ_D	Note 2
\overline{DACK} pulse width	t_{DD}					
77C20A		250				
7720A		250		2000	ns	
77P20		250		50,000	ns	
SCK cycle time	t_{SCY}	480		DC	ns	
SCK pulse width	t_{SCK}	230			ns	
SCK rise/fall time	t_{RSC}/t_{FSC}		20		ns	

AC Characteristics (cont)


Parameter	Symbol	Min	Typ	Max	Unit	Conditions
SORQ delay	t _{DRQ}	30		150	ns	C _L = 100 pF
SOEN hold time	t _{CSO}	30			ns	
SOEN setup time	t _{SOC}	50			ns	
SO delay from SCK = low	t _{DCK}			150	ns	
SO delay from SCK before 1st bit (Note 3)	t _{DZRQ}	20		300	ns	Note 2
SO delay from SCK	t _{DZSC}	20		300	ns	Note 2
SO delay for SOEN	t _{DZE}	20		180	ns	Note 2
SOEN to SO floating	t _{HZE}	20		200	ns	Note 2
SCK to SO floating with SORQ high	t _{HZSC}	20		300	ns	Note 2
SO delay from SCK for last bit	t _{HZRQ}	70		300	ns	Note 2
SIEN, SI setup time	t _{DC}	55			ns	Note 2
SIEN, SI hold time	t _{CD}	30			ns	
P ₀ , P ₁ delay	t _{DP}			φ _{CY} + 150	ns	
RST pulse width	t _{RST}	4			φ _{CY}	
INT pulse width	t _{INT}	8			φ _{CY}	

Notes:


- (1) Voltage at timing measuring point: 1.0 V and 3.0 V.
- (2) Voltage at ac timing measuring point:
 $V_{IL} = V_{OL} = 0.8 \text{ V}$
 $V_{IH} = V_{OH} = 2.0 \text{ V}$
- (3) SO goes out of tristate, but data is not valid yet.
- (4) Pulse width includes CLK rise and fall times. Refer to Clock Timing Waveform.

Timing Waveforms


Input Waveform of AC Test (except CLK)




Clock




Read Operation




Write Operation



DMA Operation




16-Bit Transfer Mode




3a

Port Output




Reset




Timing Waveforms (cont)

Read/Write Cycle



Interrupt



SERIAL TIMING

Serial Output, Case 1

Figure 7 shows serial output timing when \overline{SOEN} is asserted in response to SORQ when SCK is low. If \overline{SOEN} is held inactive until after SORQ is asserted, and then \overline{SOEN} is asserted while SCK is low (\overline{SOEN} should be held inactive until the period of t_{CSO} after the falling edge of SCK), SO will become active but not valid t_{DZSC} after the next rising edge of SCK. SO will become valid with the first bit t_{DCK} after the next falling edge of SCK for use by an external device at the subsequent rising edge of SCK.

Subsequent bits will be shifted out t_{DCK} after subsequent falling edges of SCK for use at subsequent rising edges of SCK. The last bit to be shifted out will also follow this pattern and will be held valid t_{HZRQ} after the corresponding rising edge of SCK at which it is to be used. SORQ will be held t_{DRQ} after this same rising edge of SCK and then removed. \overline{SOEN} should be released at least t_{SOC} before the next falling edge of SCK.

Serial Output, Case 2

Figure 8 shows timing for serial output when \overline{SOEN} is asserted in response to SORQ when SCK is high. If \overline{SOEN} is held inactive until after SORQ is asserted, and then \overline{SOEN} is asserted while SCK is high (at least t_{SOC} before the falling edge of SCK), SO will become active but not valid t_{DZE} after the falling edge of \overline{SOEN} . SO will become valid t_{DCK} after the falling edge of SCK for use by an external device at the subsequent rising edge of SCK.


Note that although figure 8 shows \overline{SOEN} being asserted during a different SCK pulse than the one in which SORQ is asserted, it is permissible for these to occur during the same pulse of SCK as long as \overline{SOEN} is still asserted t_{SOC} before the falling edge of SCK. The timing for the second through the last bits is identical to the timing shown in figure 7.

Serial Output, Case 3

Figure 9 shows output timing when \overline{SOEN} is active before SORQ is high. If \overline{SOEN} is held active before SORQ is high, data will be shifted out whenever it becomes available in the serial output register (assuming previous data is already shifted out). In this case, SORQ will rise t_{DRQ} after a rising edge of SCK. SO will become active (but not valid yet) t_{DZRQ} after the same rising edge of SCK. The first valid SO bit occurs t_{DCK} after the next falling edge of SCK for use by an external device at the subsequent rising edge of SCK.

Subsequent bits will be shifted out t_{DCK} after subsequent falling edges of SCK for use at subsequent rising edges of SCK. The last bit to be shifted out will also follow this pattern and will be held valid t_{HZRQ} after the corresponding rising edge of SCK at which it is to be used. SORQ will be held t_{DRQ} after this same rising edge of SCK and then removed.

Figure 7. Serial Output Case 1: \overline{SOEN} Asserted in Response to $SORQ$ When SCK Is Low



3a

Figure 8. Serial Output Case 2: \overline{SOEN} Asserted in Response to $SORQ$ When SCK Is High





Figure 9. Serial Output Case 3: $\overline{\text{SOEN}}$ Active Before SORQ Is High



Serial Output, Case 4A

Avoid releasing $\overline{\text{SOEN}}$ in the middle of a transfer (that is, before the last bit is shifted out), since this will stop the output shift operation. When $\overline{\text{SOEN}}$ is again asserted, the remainder of the transfer will be shifted out before the next transfer can begin. The next transfer will begin immediately without any indication of the byte/word boundary. If $\overline{\text{SOEN}}$ is released while SCK is high (figure 10) at least t_{SOC} before the falling edge of SCK , then SO will go inactive t_{HZE} after $\overline{\text{SOEN}}$ is released (which may be before or after the falling edge of SCK).

Serial Output, Case 4B

If $\overline{\text{SOEN}}$ is released while SCK is low (figure 11) at least t_{CSO} after the falling edge of SCK , then the next bit will be shifted out t_{DCK} after the falling edge of SCK for

use the subsequent rising edge of SCK . SO will then go inactive t_{HZSC} after this rising edge of SCK .

Note: For all its uses, $\overline{\text{SOEN}}$ must not change state within t_{SOC} before or t_{CSO} after the falling edge of SCK ; otherwise, the results will be indeterminate.

Serial Input

Serial input timing (figure 12) is much simpler than serial output timing. Data bits are shifted in on the rising edge of SCK if $\overline{\text{SIEN}}$ is asserted. Both $\overline{\text{SIEN}}$ and SI must be stable at least t_{DC} before and t_{CD} after the rising edge of SCK ; otherwise the results will be indeterminate.

Figure 10. Serial Output Case 4A: If $\overline{\text{SOEN}}$ Is Released in the Middle of a Transfer During SCK High




Figure 11. Serial Output Case 4B: If $\overline{\text{SOEN}}$ Is Released in the Middle of a Transfer During SCK Low





Figure 12. Serial Input



Serial Timing Example

Figure 13 shows serial timing of cascaded SPIs with a common SCK. SO from the first SPI equals SI of the second, and the first SPI's SORQ inverts to become $\overline{\text{SIEN}}$ of the second. $\overline{\text{SOEN}}$ of the first SPI is always asserted.

When cascading two SPIs in the described configuration, most of the timing involved is directly copied from the case of serial output with $\overline{\text{SOEN}}$ always enabled (figure 13). It must be shown that the results will be suitable for the serial input timing of the second SPI.

- (1) SORQ(1) rises t_{DRQ} after a rising edge of SCK, and it is inverted (inverter has t_{PHL} delay time) to become $\overline{\text{SIEN}}$ (2), which must be stable t_{DC} before the next rising edge of SCK. It also must not change until t_{CD} after this first rising edge of SCK as shown by case 2 in figure 8.

$$\begin{aligned}
 t_{\text{DRQ}}(\text{max}) + t_{\text{PHL}} + t_{\text{DC}}(\text{min}) &\leq t_{\text{SCY}}(\text{min}) \\
 t_{\text{PHL}}(\text{max}) &\leq t_{\text{SCY}}(\text{min}) - t_{\text{DC}}(\text{min}) - t_{\text{DRQ}}(\text{max}) \\
 &\leq 480 - 55 - 150 \\
 &\leq 275 \text{ ns (readily achieved by 74LS14,} \\
 &\quad \text{for example)}
 \end{aligned}$$


- (2) SORQ(1) is released t_{DRQ} after the last useful rising edge of SCK and is inverted (inverter has t_{PHL} delay time) to become $\overline{\text{SIEN}}$ (2), which must remain stable t_{CD} after the rising edge of SCK.

$$\begin{aligned}
 t_{\text{DRQ}}(\text{min}) + t_{\text{PHL}}(\text{min}) &\geq t_{\text{CD}}(\text{min}) \\
 t_{\text{PHL}}(\text{min}) &\geq t_{\text{CD}}(\text{min}) - t_{\text{DRQ}}(\text{min}) \\
 &\geq 30 - 30 \\
 &\geq 0 \text{ (no problem, assuming causality)}
 \end{aligned}$$

Note: This also shows $t_{\text{PHL}}(\text{min}) \geq 0$ for the rising edge of SORQ.

3a

Figure 13. Serial Timing Example



- (3) SO(1) is valid t_{DCK} after a falling edge of SCK; since it becomes SI(2), it must be valid t_{DC} before the next rising edge of SCK.

$$t_{DCK} (\text{max}) + t_{DC} (\text{min}) \leq t_{SCK} (\text{min})$$

$$150 + 55 \leq 230$$

$$205 \leq 230 \text{ (this condition is satisfied)}$$

- (4) SO(1) remains valid t_{HZRQ} after the last useful rising edge of SCK; since it becomes SI(2), it must remain valid t_{CD} after this rising edge of SCK.

$$t_{HZRQ} (\text{min}) \geq t_{CD} (\text{min})$$

$$70 \geq 30 \text{ (this condition is satisfied)}$$

Note: The above calculations may need to be adjusted for rise and fall times, since t_{SCY} and t_{SCK} are measured for midpoints of wave slopes.

μPD77P20 UV ERASABLE EPROM VERSION

Function

The 77P20 operates from a single +5-volt power supply and can accordingly be used in any 77C20A/7720A masked ROM application.

Use of Evakit-7720


The following sections describe electrical conditions that are required for programming the 77P20. However, the Evakit-7720, NEC's hardware emulator development tool for the 77C20A/7720A/77P20, meets the electrical and timing specifications presented below. When the Evakit-7720 is used for programming 77P20, all data transfers and formatting are handled automatically by Evakit's monitor program. Please refer to the Evakit-7720(B) User's Manual for programming procedures.

The information presented below in the sections on Configuration, Operation, and Programming (and the various subsections) is required only for users who do NOT intend to use an Evakit to program the 77P20.

Configuration

Data transfer for programming and reading the internal ROM is partitioned into three bytes for each 23-bit wide instruction location and into two bytes for each 13-bit wide data location. Partitioning of data transfer into and out of the data port is shown in figure 14.

Figure 14. Instruction ROM Format



Instruction ROM

The instruction ROM data is transferred through the data port as a high byte, middle byte, and low byte as shown in figure 15. Bit 7 of the middle byte should be assigned a value of zero. Data is presented to the data port in a bit-reversed format. The LSB through the MSB of an instruction ROM byte is applied to the MSB through the LSB of the data port, respectively.

Data ROM

Figure 16 shows the data ROM format. The data ROM data is transferred through the data port as a low byte and a high byte as shown in figure 17. Bits 0, 1, and 2 of the low byte should be assigned a value of zero. Data is presented to the data port in corresponding order. The MSB through the LSB of a data ROM byte is applied to the MSB through the LSB of the data port, respectively.

Initially and after each erasure, all bits of the 77P20 are in the zero state.

Figure 15. Transfer of Instruction ROM Data




Figure 16. Data ROM Format





Figure 17. Transfer of Data ROM Data



Operating Modes

In order to read or write the instruction or data ROMs, the mode of operation of the 77P20 must be initially set. At the RST trailing edge, the RD, WR, and CS should be logical zero and the DACK, A₀, and SI signals should be set to determine the mode of operation accordingly, as set out in table 14.

Table 14. μPD77P20 Operation Mode

DACK	A ₀	SI	
0	0	0	Write mode instruction and data ROM
0	0	1	Read the instruction ROM
0	1	0	Read the data ROM

Once set, the 77P20 will remain in the selected mode. A reset is required to transfer to another mode.

Write Mode

The individual instruction ROM and data ROM bytes are specified by control signals RD, A₀, SI, and INT as set out in table 15. Before writing the EPROM location, the bytes should be loaded accordingly.

Table 15. Write Mode Specification of ROM Bytes

RD	A ₀	SI	INT	
1	0	0	1	Write instruction byte, high
1	0	1	0	Write instruction byte, middle
1	0	1	1	Write instruction byte, low
1	1	0	0	Write data byte, low
1	1	0	1	Write data byte, high

Read Mode

The instruction ROM and data ROM bytes are specified by the control signals RD, A₀, SI, and INT as set out in table 16. Reading is accomplished by setting the control signals accordingly.

3a

Table 16. Read Mode Specification of ROM Bytes

\overline{RD}	A_0	SI	INT	
0	0	0	1	Read instruction byte, high
0	0	1	0	Read instruction byte, middle
0	0	1	1	Read instruction byte, low
1	0	0	0	Read data byte, high and low

The instruction ROM and data ROM are addressed by the 9-bit program counter and the 9-bit ROM pointer respectively. The PC is reset to 000H and is automatically incremented to the end address 1FFH. The RP is reset to 1FFH and is automatically decremented to 000H.

Erasing

Programming can occur only when all data bits are in an erased or low (0) level state. Erase 77P20 programmed data by exposing it to light with wavelengths shorter than approximately 4000 angstroms. Note that constant exposure to direct sunlight or room level fluorescent lighting could erase the 77P20. Consequently, if the 77P20 will be exposed to these types of lighting conditions for long periods of time, mask its window to prevent unintentional erasure.

The recommended erasure procedure for the 77P20 is exposure to ultraviolet light with wavelength of 2537 angstroms. The integrated dose (i.e., UV intensity x exposure time) for erasure should not be less than 15 W·s/cm². The erasure time is approximately 20 minutes using an ultraviolet lamp with a power rating of 12,000 μW/cm².

During erasure, place the 77P20 within 1 inch of the lamp tubes. If the lamp tubes have filters, remove the filters before erasure.

Programming

Programming of the 77P20 is achieved with a single 50-ms TTL pulse. Total programming time for the 11,776 bits of instruction EPROM and also for the 6630 bits of data EPROM is 26 seconds. Data is entered by programming a high level in the chosen bit locations. Both instruction ROM and data ROM should be programmed since they cannot be erased independently. Both instruction ROM and data ROM programming modes are entered in the same manner.

The device must be reset initially before it can be placed into the programming mode. After reset, the \overline{WR} signal and all other inputs (\overline{RD} , $\overline{CS}/\overline{PROG}$, \overline{DACK} , A_0 , SI, and INT) should be a TTL low signal t_{RS} prior to the falling edge of RST. \overline{WR} is then held for t_{RH} before being

set to a TTL high-level signal. The device is now in a programming mode and will stay in this mode, allowing ROM locations to be sequentially programmed.

Programming Mode of Instruction ROM. Instruction ROM locations are sequentially programmed from address 000H to address 1FFH. The location address is incremented by the application of CLK for a duration of t_{CY} . Data bytes for each location as specified by control signals \overline{RD} , A_0 , SI, and INT (table 15) are clocked into the device by the falling edge of \overline{RD} .

After the three bytes have been loaded into the device, V_{PP} is raised to 21 V ± 0.5 V, t_{VS} prior to $\overline{CS}/\overline{PROG}$ transitioning to a TTL high-level signal. V_{PP} is held for the duration of t_{PRPR} plus t_{PRV} before returning to the V_{CC} level. After t_{PRCL} , the instruction ROM address can be incremented to program the next location. Figure 18 shows the programming mode of instruction ROM timing.

Programming Mode of Data ROM. Data ROM locations are sequentially programmed from address 1FFH to address 000H. The location address is decremented by the application of CLK for t_{CY} . The data bytes for each location as specified by control signals \overline{RD} , A_0 , SI, and INT are clocked into the device by the falling edge of \overline{RD} .


After the two bytes have been loaded into the device, V_{PP} is raised to 21 V, ± 0.5 V t_{VPR} prior to $\overline{CS}/\overline{PROG}$ transitioning to a TTL high-level signal. V_{PP} is held for the duration of t_{PRPR} plus t_{PRV} before returning to the V_{CC} level. After t_{PRCL} , the data ROM address can be decremented to program the next location. Figure 19 shows programming mode of data ROM timing.

Read Mode. A read should be performed to verify that the data was programmed correctly. Prior to entering read mode, the device must be reset.

Read Mode of Instruction ROM. This mode is entered by holding the \overline{WR} signal at a TTL low level with the SI signal at a TTL high level and all other specified inputs (\overline{RD} , $\overline{CS}/\overline{PROG}$, \overline{DACK} , A_0 , INT) at TTL low levels for t_{CORS} prior to the falling edge of RST. \overline{WR} is then held for t_{RSW} before being set to a TTL high level. The device is now in the instruction ROM read mode and will stay in this mode until reset.

Instruction ROM locations are sequentially read from address 000H through 1FFH. Application of CLK for t_{CY} will increment the location address. The three data bytes will be read as specified by the control signals \overline{RD} , A_0 , SI, and INT (table 16). Figure 20 shows read mode of instruction ROM timing.

Figure 18. Programming Mode of Instruction ROM



3a

83RD-7386B

Figure 19. Programming Mode of Data ROM






Figure 20. Read Mode of Instruction ROM



3a

Figure 21. Read Mode of Data ROM



83RD-7389B

Read Mode of Data ROM. Figure 21 shows read mode of data ROM timing. This mode is entered by holding the WR signal at a TTL low level with the A₀ signal at a TTL high level and all other specified inputs (RD, CS/PROG, DACK, SI, INT) at TTL low levels for t_{CORS} prior to the falling edge of RST. WR and A₀ are then held for t_{CORS} prior to the falling edge of RST. WR and A₀ are then held for t_{RSW} before being set to a TTL high level

and TTL low level, respectively. The device is now in the data ROM read mode and will stay in this mode until it is reset.

Data ROM locations are sequentially read from address 1FFH through 000H. Application of CLK for t_{CY} will decrement the location address. After the address has been decremented, the low byte of the current location

will be available at the data port subsequent to a t_{CLD} delay. Application of \overline{RD} will present the high byte t_{RD1} from the falling edge of the \overline{RD} pulse. \overline{RD} is then applied for t_{RV1} to complete reading of the current location.

Read Operation, AC Characteristics

$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$; $V_{PP} = V_{CC} + 0.25\text{V max}$;
 $V_{PP} = V_{CC} - 0.85\text{V min}$

Parameter	Symbol	Min	Max	Unit	Conditions
Data access time from CLK	t_{CLD}		1	μs	
Data delay time from SI, IN \uparrow	t_{COD}		1	μs	
Data flat time from SI, IN \uparrow	t_{C0DF}	0		ns	
SI, INT pulse width	t_{COCO}	1		μs	
\overline{RD} recovery time	t_{RV1}	500		ns	
Data access time from \overline{RD} \downarrow	t_{RD1}		150	ns	
Data float time from \overline{RD} \uparrow	t_{DF1}	10		ns	

3a

Programming Operation, AC Characteristics

$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$; $V_{PP} = 21\text{V} \pm 0.5\text{V}$

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
CLK cycle time	t_{CY}	240			ns	
CLK setup time to \overline{RD} \downarrow	t_{CLR}	2			μs	
CLK hold time from RST \downarrow	t_{RSCL}	6			μs	
CLK hold time from PROG \downarrow	t_{PRCL}	200			ns	
Control signal set-up time to RST \downarrow	t_{CORS}	1			μs	
\overline{WR} hold time from RST \downarrow	t_{RSW}	6			μs	
Data set-up time from \overline{RD} \downarrow	t_{DR1}	1			μs	
Data hold time from \overline{RD} \downarrow	t_{RD}	100			ns	
\overline{RD} pulse width	t_{RR1}	1			μs	
SI, INT set-up time from \overline{RD} \uparrow	t_{COR}	100			ns	
SI, INT hold time from \overline{RD} \downarrow	t_{RCO}	100			ns	
\overline{RD} set-up time to PROG \uparrow	t_{RPR}	100			ns	
\overline{RD} hold time from PROG \downarrow	t_{PRR}	2			μs	
V_{PP} set-up time to PROG \uparrow	t_{VPR}	2			μs	
V_{PP} hold time from PROG \downarrow	t_{PRV}	2			μs	
RST pulse width	t_{RST1}	4			t_{CY}	
PROG pulse width	t_{PRPR}	45	50	55	ms	

Operation Mode

The 77P20 may be utilized in an operation mode after the instruction ROM and data ROM have been programmed. Since it was first introduced in 1982, the 77P20 has undergone several mask revisions to improve manufacturability and/or function. And since the purpose of the 77P20 is to run any program that may be programmed in the masked ROM 77C20A/7720A, it is

important to know how to determine the step levels and the differences between them.

Step Level

The markings on the μPD77P20 package consist of three lines, as follows:

μPD77C20A, 7720A, 77P20

NEC JAPAN	Manufacturer
D77P20D	Part Number
nnnnXnnnn	Date code

In the date code, "X" identifies the step level of the part. Parts marked with step level K, E, or P should not be used for final system test by customers who are planning to submit code for the masked ROM 77C20A/7720A.

On all other 77P20 step versions, a slight functional change was made, and the change is incorporated in the 77C20A/7720A. The change allows the serial clock (SCK) to run asynchronously with CLK. Specified versions of 77P20 (i.e. K, E, P) and all Evakit-7720s and Evakit-7720Bs (Evaluation Systems for 77C20A/7720A/77P20) require that SCK run synchronously with CLK.


Because this functional change results in a slight change in internal serial timing, it is mandatory that code to be submitted for 77C20A/7720A be verified in customer's system using versions of 77P20 other than those listed above (i.e. K, E, P).

Pin 1 Connection

The K mask version requires that the programming voltage V_{PP} be supplied in a different manner than for all later versions, as shown in figure 22. A silicon junction diode of 0.6 V forward voltage (V_F) should be used. R should be 800 to 1800 Ω to satisfy the V_{PP} and I_{PP} requirements.

In all mask versions other than K, pin 1 must be connected directly to V_{CC} .

Figure 22. V_{PP} Circuitry for K Mask Version



DEVELOPMENT TOOLS

For software development, assembly into object code, and debugging, an absolute assembler and simulator are available. The ASM77 Absolute Assembler and SM77C25 Simulator for analyzing development code and I/O timing characteristics are available for systems

supporting CP/M® and CP/M-86®, ISIS-II®, or MS-DOS® operating systems. Additionally, the ASM77 Absolute Assembler is offered in Fortran source code for mini and main frame computer systems.

Once software development is complete, the code can be completely evaluated and debugged in hardware with the Evakit-7720 Evaluation System. The Evakit provides true in-circuit real-time emulation of the SPI for debugging and demonstrating your final system design. Code may be down-loaded to the Evakit from a development system via an RS232 port using the EVA communications program. This program is available in executable form for ISIS-II systems and many CP/M, CP/M-86, and MS-DOS systems. The EVA communications source code is also available for adapting the program to other systems.


The Evakit also serves to program the 77P20, a full-speed EPROM version of the SPI. The 77P20 may also be programmed using DATA I/O "Unisite" and "2900 Programming Systems" Library routines for common DSP routines such as N-stage IIR (biquadratic) and FIR (transversal filters) are available on disk (free). Other hardware interface test routines as well as a Software Development Tool Kit are also available.

Further operational details of the SPI can be found in the μPD77C20A/7720A/77P20 Signal Processing Interface Design Manual. Operation of the SPI development tools is described in the Absolute Assembler User Manual, the Simulator Operating Manual, and the Evakit-7720 User's Manual.

SYSTEM CONFIGURATION

Figures 23, 24, 25, and 26 show typical system applications for the 77C20A/7720A/77P20 SPI.

Figure 23. Spectrum Analysis System



CP/M and CP/M-86 are registered trademarks of Digital Research Corp. ISIS-II is a registered trademark of Intel Corp. MS-DOS is a registered trademark of Microsoft Corp.

Figure 24. Analog-to-Analog Digital Processing System Using a Single SPI




Figure 26. Signal Processing System Using SPIs as a Complex Computer Peripheral





Figure 25. Signal Processing System Using Cascaded SPIs and Serial Communication



3a

Description

The μ PD77C25 and μ PD77P25 Digital Signal Processors (DSP) are significant upgrades to the μ PD7720—the original member of NEC's DSP family. μ PD77C25 is the mask ROM version; μ PD77P25 has an OTP ROM or a UVEPROM. All versions are CMOS and identical in function. Unless contextually excluded, references in this data sheet to 77C25 include 77P25

The 77C25 executes instructions twice as fast as the 77C20A/7720A. Additional instructions allow the 77C25 to execute common digital filter routines more efficiently and at more than twice the speed of a 7720 implementation.

In addition to doubled execution speed, the 77C25 has four times the instruction ROM space and twice the data ROM and RAM space of the 7720. Real savings are now possible, especially where one 77C25 can do the work of and replace two or more 7720s.

The external clock frequency (8.3 MHz maximum) remains the same as for 77C20A/7720A while the internal instruction execution speed is doubled. For most applications, the 77C25 is plug-in compatible with the 77C20A/7720A/77P20.

The feature that distinguishes digital signal processing chips from general-purpose microcomputers is the on-chip multiplier necessary for high-speed signal processing algorithms. The 77C25 multiplier is very sophisticated, especially for a low-cost DSP chip; both multiplier inputs can be loaded simultaneously from two separate memory areas. These loading operations are only two of nine operations that can occur during one 122-ns instruction cycle.

For a typical DSP filter application involving many successive multiplications, the 77C25 provides a new multiplication product for addition to a sum of products every 122 nanoseconds. Additionally, during the same instruction, memory data pointers are manipulated, and even a return from subroutine may be executed. Table 1 compares 77C25 with 77C20A.

Features

- Low-power CMOS: 25 mA typical current use (77C25)
- Fast instruction execution: 122 ns with 8.192-MHz clock
- All instructions execute in one instruction cycle

- Drop-in compatible with 77C20A/7720A/77P20
 - 16-bit data word
 - Multioperation instructions for fast program execution: any part, any combination, or all of the following operations may constitute one instruction that executes in 122 ns.
 - Load one multiplier input
 - Load the other multiplier input
 - Multiply (automatic)
 - Load product to output registers (automatic)
 - Add product to accumulator
 - Move RAM column data pointer
 - Move RAM row pointer
 - Move data ROM pointer
 - Return from subroutine
 - Modified Harvard architecture with three separate memory areas
 - Instruction ROM (2048 x 24 bits)
 - Data ROM (1024 x 16 bits)
 - Data RAM (256 x 16 bits)
 - 16 x 16-bit multiplier; 31-bit product with every instruction
 - Dual 16-bit accumulators
 - External maskable interrupt
 - Four-level stack for subroutines and/or interrupt
 - Multiple I/O capabilities
 - Serial: 8 or 16-bit (244 ns/bit)
 - Parallel: 8 or 16-bit
 - DMA
 - Compatible with most microprocessors, including:
 - μ PD8080
 - μ PD8085
 - μ PD8086/88
 - μ PD780 (Z80[®])
 - μ PD78xx family
 - Packages: 28-pin DIP, 32-pin SOP, 44-pin PLCC
 - Single +5-volt power supply
- Z80 is a registered trademark of Zilog Corporation.

Applications

- Portable telecommunications equipment
- Digital filtering
- High-speed data modems
- Fast Fourier transforms (FFT)

- Speech synthesis and analysis
- Dual-tone multifrequency (DTMF) transmitters/receivers
- Equalizers
- Adaptive control
- Numerical processing

Performance Benchmarks

- Second-order digital filter (biquad): 1.1 μs
- Sin/cos of angles: 2.58 μs
- μ-law or A-law to linear conversion: 0.24 μs
- FFT
 - 32-point complex: 0.35 ms
 - 64-point complex: 0.8 ms

Ordering Information

Part Number	Package	ROM	Operating Temperature Range
μPD77C25C-xxx	28-pin plastic DIP	Mask	-40 to +85°C
C25GW-xxx	32-pin SOP		
C25L-xxx	44-pin PLCC		
μPD77P25C	28-pin plastic DIP	OTP	-10 to +70 °C
P25D	28-pin ceramic DIP	UVEPROM	
P25GW	32-pin SOP	OTP	
P25L	44-pin PLCC	OTP	

Table 1. Comparison of 77C25 With 77C20A

	77C25/77P25	77C20A/77P20
Technology	CMOS/CMOS	CMOS/NMOS
Instruction cycle	122 ns	244 ns
Instruction ROM	2048 x 24 bits	512 x 23 bits
Data ROM	1024 x 16 bits	510 x 13 bits
Data RAM	256 x 16 bits	128 x 16 bits
Fixed-point multiplier	16 bits x 16 bits → 31 bits	16 bits x 16 bits → 31 bits
ALU	16-bit fixed-point	16-bit fixed-point
Accumulator	2 x 16 bits	2 x 16 bits
Host CPU interface	8-bit bus	8-bit bus
Serial interface	One input and one output 4 MHz	One input and one output 2 MHz
Temporary registers	Two	One


Table 1. Comparison of 77C25 With 77C20A (cont)

	77C25/77P25	77C20A/77P20
Additional instructions	JDPLN0	—
	JDPLNF	—
	Modification of RAM column data pointer M8-MF	—
DMA mode	Fully implemented	Partially implemented
Package	28-pin DIP	28-pin DIP
	44-pin PLCC	44-pin PLCC
	32-pin SOP	—
Power supply	5 V	5 V
Power consumption	50 mA (max) @ 8.192 MHz	40 mA (max) @ 8.192 MHz
Power saving mode (when idle)	Yes	No

Since the 77C25 executes an instruction in one external clock cycle (versus two cycles of the same 8.192-MHz clock for 77C20A), the 77C25 may be substituted for a 77C20A (or 7720A or 77P20) in a circuit without modification of that circuit. Hardware/software that implements data transfers—both serial and parallel—between the 77C25 and other devices in an existing 7720 design should use the handshake protocol described in the 77C25 User's Manual.


Pin Configurations

28-Pin DIP




Pin Configurations (cont)

32-Pin SOP



44-Pin PLCC



Pin Identification

Symbol	Function
A ₀	Status/data register select input
CLK	Single-phase master clock input
\overline{CS}	Chip select input
D ₀ -D ₇	Three-state I/O data bus
\overline{DACK}	DMA request acknowledge input
DRQ	DMA request output
INT	Interrupt input
P ₀ , P ₁	General-purpose output control lines
\overline{RD}	Read control signal input
RST	Reset input
SCK	Serial data I/O clock input
SI	Serial data input
\overline{SIEN}	Serial input enable input
SO	Three-state serial data output
\overline{SOEN}	Serial output enable input
SORQ	Serial data output request
\overline{WR}	Write control signal input
GND	Ground
V _{DD}	+5 V power supply
NC/V _{pp}	77C25: no connection 77P25: +12.5 V programming 77P25: +5 V for normal operation

3b

PIN FUNCTIONS

A₀ (Status Data Register Select)

This input selects data register for read/write (low) or status register for read (high).

CLK

This is the single-phase master clock input.

\overline{CS} (Chip Select)

This input enables data transfer through the data port with \overline{RD} or \overline{WR} .

D₀-D₇ (Data Bus)

This three-state I/O data bus transfers data between the data register or status register and the external data bus.

\overline{DACK} (DMA Request Acknowledge)

This input indicates to the 77C25 that the data bus is ready for a DMA transfer ($\overline{DACK} = \overline{CS}$ and A₀ = 0).

DRQ (DMA Request)

This output signals that the 77C25 is requesting a data transfer on the data bus.

INT (Interrupt)

A low-to-high transition on this pin executes a call instruction to location 100H if interrupts were previously enabled.

P₀, P₁

These pins are general-purpose output control lines.

 $\overline{\text{RD}}$ (Read Control Signal)

This input latches data from the data or status register to the data port where it is read by an external device.

RST (Reset)

This input initializes the 77C25 internal logic and sets the PC to 0.

SCK (Serial Data I/O Clock)

When this input is high, a serial data bit is transferred.

SI (Serial Data Input)

This pin inputs 8- or 16-bit serial data words from an external device such as an A/D converter.

 $\overline{\text{SIEN}}$ (Serial Input Enable)

This input enables the shift clock to the serial input register.

SO (Serial Data Output)

This three-state port outputs 8- or 16-bit data words to an external device such as a D/A converter.

 $\overline{\text{SOEN}}$ (Serial Output Enable)

This input enables the shift clock to the serial output register.

SORQ (Serial Data Output Request)

This output specifies to an external device that the serial data register has been loaded and is ready for output. SORQ is reset when the entire 8- or 16-bit word has been transferred.

 $\overline{\text{WR}}$ (Write Control Signal)

This input writes data from the data port into the data register.

GND

This is the connection to ground.

V_{DD} (Power Supply)


This pin is the +5-volt power supply.

NC/V_{PP}

This pin is not internally connected in the 77C25. In the 77P25, this pin inputs the programming voltage (V_{PP}) when the part is being programmed.

This pin must be connected to V_{DD} for normal 77P25 operation.

Block Diagram



3b

DATA BUSES

The primary bus (unshaded in the block diagram) makes a data path between all of the registers (including I/O), memory, and the processing sections. This bus is referred to as the IDB (internal data bus). The multiplier input registers K and L can be loaded not only from the IDB but alternatively via buses (darkened in the block diagram) directly from RAM to the K register and directly from data ROM to the L register. Output from the multiplier in the M and N registers is

typically added via buses (shaded in the block diagram) to either accumulator A or B as part of a multi-operation instruction.

MEMORY

Memory is divided into three types: instruction ROM, data ROM, and data RAM. The 2048 x 24-bit words of instruction ROM are addressed by an 11-bit program counter that can be modified by an external reset, interrupt, call, jump, or return instruction.

The data ROM is organized in 1024 x 16-bit words that are addressed through a 10-bit ROM pointer (RP register). The RP may be modified simultaneously with arithmetic instructions so that the next value is available for the next instruction. The data ROM is ideal for storing the necessary coefficients, conversion tables, and other constants for signal and math processing.

The data RAM is 256 x 16-bit words and is addressed through an 8-bit data pointer (DP register). The DP has extensive addressing features that operate simultaneously with arithmetic instructions, eliminating additional time for addressing or address modification.

ARITHMETIC CAPABILITIES

One of the unique features of the 77C25 architecture is its arithmetic facilities. With a separate multiplier, ALU, and multiple internal data paths, the 77C25 is capable of carrying out a multiply, an add or other arithmetic operation, and a data move between internal registers in a single instruction cycle.

ALU

The ALU is a 16-bit two's complement unit capable of executing 16 distinct operations on data routed via the P and Q ALU inputs.

Accumulators (ACCA/ACCB)

Associated with the ALU are two 16-bit accumulators, each with its own set of flags, which are updated at the end of each arithmetic instruction. Table 2 shows the ACC A/B flag registers. In addition to zero result, sign, carry, and overflow flags, the 77C25 incorporates auxiliary overflow and sign flags (SA1, SB1, OVA1, OVB1). These flags enable the detection of an overflow condition and maintain the correct sign after as many as three successive additions or subtractions.

Table 2. ACC A/B Flag Registers

Flag A	SA1	SA0	CA	ZA	OVA1	OVA0
Flag B	SB1	SB0	CB	ZB	OVB1	OVB0

Sign Register (SGN)

When OVA1 is set, the SA1 bit will hold the corrected sign of the overflow. The SGN register will use SA1 to automatically generate saturation constants 7FFFH(+) or 8000H(-) to permit efficient limiting of a calculated value. The SGN register is not affected by arithmetic operations on accumulator B, but flags SB1, SB0, CB, ZB, OVB1, and OVB0 are affected.

Multiplier

Thirty-one bit results are developed by a 16 x 16-bit two's complement multiplier in 122 ns. The result is automatically latched to two 16-bit registers, M and N, at the end of each instruction cycle. The sign bit and 15 higher bits are in M and the 15 lower bits are in N; the LSB in N is zero. A new product is available for use after every instruction cycle, providing significant advantages in maximizing processing speed for real-time signal processing.

Stack

The 77C25 contains a four-level program stack for efficient program usage and interrupt handling.

Interrupt

The 77C25 supports a single-level interrupt. Upon sensing a high level on the INT terminal, a subroutine call to location 100H is executed. The EI bit of the status register automatically resets to 0, disabling the interrupt facility until it is reenabled under program control.


INPUT/OUTPUT

The 77C25 has three communication ports as shown in figure 1: two serial and one 8-bit parallel, each with its own control lines for interface handshaking. Parallel port operation is software-configurable to be in either polled mode or DMA mode. A general-purpose, two-line output port rounds out a full complement of interface capability.

Serial I/O

The two shift registers (SI, SO) are software-configurable to single- or double-byte transfers. The shift registers are externally clocked (SCK) to provide a simple interface between the 77C25 and serial peripherals such as A/D and D/A converters, codecs, or other 77C25's. Figure 2 shows serial I/O timing

Figure 1. 77C25 Communication Ports



Parallel I/O

The 8-bit parallel I/O port may be used for transferring data or reading the 77C25 status as shown in table 3. Data transfer is handled through a 16-bit data register (DR) that is software-configurable for double- or single-byte data transfers. The port is ideally suited for operating with 8080, 8085, and 8086 processor buses and may be used with other processors and computer systems.

DMA Mode Option

Parallel data transfers may be controlled (optionally) via DMA control lines DRQ and DACK. DMA mode allows high-speed transfers and reduced processor overhead. When in DMA mode, DACK input resets DRQ output when data transfer is completed.

Note: The RQM bit of the status register is affected by read/write operations in DMA mode the same as non-DMA mode. (In 7720 operation, RQM is not affected when in DMA mode.)

Table 3. Parallel R/W Operation

CS	A ₀	WR	RD	Operation
1	X	X	X	No effect on internal operation; D ₀ -D ₇ are at high impedance levels.
X	X	1	1	
0	0	0	1	Data from D ₀ -D ₇ is latched to DR (Note 1)
0	0	1	0	Contents of DR are output to D ₀ -D ₇ (Note 1)
0	1	0	1	Illegal (SR is read only)
0	1	1	0	Eight MSBs of SR are output to D ₀ -D ₇
0	X	0	0	Illegal (may not read and write simultaneously)

Notes:

- (1) Eight MSBs or LSBs of data register (DR) are used, depending on DR status bit (DRS). The condition of DACK = 0 is equivalent to A₀ = CS = 0.

Status Register

The status register, (figure 3, table 4) is a 16-bit register in which the 8 most significant bits may be read by the system's microprocessor for the latest parallel data I/O status. The RQM and DRS bits can only be affected by parallel data moves. The other bits can be written to (or read) by the 77C25 load immediate (LD) or move (MOV) instruction. The EI bit is automatically reset when an interrupt is serviced.

Figure 2. Serial I/O Timing




Figure 3. Status Register

15	14	13	12	11	10	9	8
RQM	USF1	USF0	DRS	DMA	DRC	SOC	SIC
MSB							
7	6	5	4	3	2	1	0
EI	0	0	0	0	0	P1	P0
LSB							

Table 4. Status Register Flags

Flag	Description
RQM (Request for master)	A read or write from DR to IDB sets RQM = 1. An external read (write) resets RQM = 0.
USF1 and USF0 (User flags 1 and 0)	General-purpose flags that may be read by an external processor for user-defined signaling and 0)
DRS (DR status)	For 16-bit DR transfers (DRC = 0). DRS = 1 after the first 8 bits have been transferred. DRS = 0 after all 16 bits have been transferred.
DMA (DMA enable)	DMA = 0 (Non-DMA transfer mode) DMA = 1 (DMA transfer mode)
DRC (DR control)	DRC = 0 (16-bit mode) DRC = 1 (8-bit mode)
SOC (SO control)	SOC = 0 (16-bit mode) SOC = 1 (8-bit mode)
SIC (SI control)	SIC = 0 (16-bit mode) SIC = 1 (8-bit mode)
EI (Enable interrupt)	EI = 0 (interrupts disabled) EI = 1 (interrupts enabled)
P1, P0 (Ports 0 and 1)	P0 and P1 directly control the state of output pins P ₀ and P ₁

Temporary Registers

The 77C25 has two 16-bit temporary registers.

INSTRUCTIONS

The 77C25 has three types of instructions: OP/RT (operation/return), JP (jump), and LD (load immediate). Each type takes the form of a 24-bit word and executes in 122 ns.

Instruction Timing

To control the execution of instructions, the external 8-MHz clock is divided into phases for internal execution. The various elements of the 24-bit instruction word are executed in a set order. Multiplication automatically begins first. Also, data moves from source to destination before other elements of the instruction.

Data being moved on the internal data bus (IDB) is available for use in ALU operations (if P-select field of

the instruction specifies IDB). However, if the accumulator specified in the ASL field is also specified as the destination of the data move, the ALU operation becomes a NOP, as the data move supersedes the ALU operation.

Pointer modifications occur at the end of the instruction cycle after their values have been used for data moves. The result of multiplication is available at the end of the instruction cycle for possible use in the next instruction. If a return is specified as part of an OP instruction, it is executed last.

An assembly language OP instruction may consist of what looks like one to six lines of assembly code, but all of these lines are assembled together into one 24-bit instruction word. Therefore, the order of the six lines makes no difference in the order of execution described above. However, for understanding 77C25 operation and to eliminate confusion, assembly code should be written in the order described; that is: data move, ALU operations, data pointer modifications, and then return.

OP/RT Instructions

Figure 4 illustrates the OP/RT (operation/return) instruction field specification. This is really one instruction type capable of executing all ALU functions listed in table 6.

The ALU functions operate on the value specified by the P-select field (table 5).

The RT indicates an option in bit D₂₂ that causes a return from subroutine or interrupt service.


Besides the arithmetic functions, this instruction can also (1) modify the RAM data pointer DP, (2) modify the data ROM pointer RP, and (3) move data along the on-chip data bus from a source register to a destination register. Tables 7, 8, 9, and 10 show the ASL, DPL, DPH, and RPDCR fields, respectively. The possible source and destination registers are listed in tables 11 and 12.

Table 5. P-Select Field

Mnemonic	D ₂₁	D ₂₀	ALU Input
RAM	0	0	RAM
IDB	0	1	* Internal data bus
M	1	0	M register
N	1	1	N register

* Any value on the on-chip data bus. Value may be selected from any of the source registers listed in table 11.

Figure 4. OP/RT Instruction Field



49M-000058B

Table 6. ALU Field

Mnemonic	D ₁₉	D ₁₈	D ₁₇	D ₁₆	ALU Function	SA1, SB1	SA0, SB0	CA, CB	ZA, ZB	OVA1, OVB1	OVA0, OVB0
NOP	0	0	0	0	No operation	—	—	—	—	—	—
OR	0	0	0	1	OR	x	Δ	0	Δ	0	0
AND	0	0	1	0	AND	x	Δ	0	Δ	0	0
XOR	0	0	1	1	Exclusive OR	x	Δ	0	Δ	0	0
SUB	0	1	0	0	Subtract	Δ	Δ	Δ	Δ	Δ	Δ
ADD	0	1	0	1	Add	Δ	Δ	Δ	Δ	Δ	Δ
SBB	0	1	1	0	Subtract with borrow	Δ	Δ	Δ	Δ	Δ	Δ
ADC	0	1	1	1	Add with carry	Δ	Δ	Δ	Δ	Δ	Δ
DEC	1	0	0	0	Decrement ACC	Δ	Δ	Δ	Δ	Δ	Δ
INC	1	0	0	1	Increment ACC	Δ	Δ	Δ	Δ	Δ	Δ
CMP	1	0	1	0	Complement ACC (one's complement)	x	Δ	0	Δ	0	0
SHR1	1	0	1	1	1-bit right shift	x	Δ	Δ	Δ	0	0
SHL1	1	1	0	0	1-bit left shift	x	Δ	Δ	Δ	0	0
SHL2	1	1	0	1	2-bit left shift	x	Δ	0	Δ	0	0
SHL4	1	1	1	0	4-bit left shift	x	Δ	0	Δ	0	0
XCHG	1	1	1	1	8-bit exchange	x	Δ	0	Δ	0	0

Symbols:

- Δ May be affected, depending on the results
- Previous status can be held
- 0 Reset
- x Indefinite

Table 7. ASL Field

Mnemonic	D ₁₅	ACC Selection
ACCA	0	ACCA
ACCB	1	ACCB

Table 8. DPL Field

Mnemonic	D ₁₄	D ₁₃	Low DP Modify (DP ₃ -DP ₀)
DPNOP	0	0	No operation
DPINC	0	1	Increment DPL
DPDEC	1	0	Decrement DPL
DPCLR	1	1	Clear DPL

Table 9. DPH Field

Mnemonic	D ₁₂	D ₁₁	D ₁₀	D ₉	High DP Modify
M0	0	0	0	0	Exclusive OR of DPH (DP ₇ -DP ₄) with the mask defined by the 4 bits (D ₁₂ -D ₉) of the DPH field
M1	0	0	0	1	
M2	0	0	1	0	
M3	0	0	1	1	
M4	0	1	0	0	
M5	0	1	0	1	
M6	0	1	1	0	
M7	0	1	1	1	
M8	1	0	0	0	
M9	1	0	0	1	
MA	1	0	1	0	
MB	1	0	1	1	
MC	1	1	0	0	
MD	1	1	0	1	
ME	1	1	1	0	
MF	1	1	1	1	

Table 10. RPDCR Field

Mnemonic	D ₈	RP operation
RPNOP	0	No operation
RPDEC	1	Decrement RP

Table 11. SRC Field

Mnemonic	D ₇	D ₆	D ₅	D ₄	Source Register
NON/TRB	0	0	0	0	TRB (Note 1)
A	0	0	0	1	ACCA (Accumulator A)
B	0	0	1	0	ACCB (Accumulator B)
TR	0	0	1	1	TR temporary register
DP	0	1	0	0	DP data pointer
RP	0	1	0	1	RP ROM pointer
RO	0	1	1	0	RO ROM output data
SGN	0	1	1	1	SGN sign register
DR	1	0	0	0	DR data register
DRNF	1	0	0	1	DR no flag (Note 2)
SR	1	0	1	0	SR status register

Table 11. SRC Field (cont)

Mnemonic	D ₇	D ₆	D ₅	D ₄	Source Register
SIM	1	0	1	1	SI serial in MSB (Note 3)
SIL	1	1	0	0	SI serial in LSB (Note 4)
K	1	1	0	1	K register
L	1	1	1	0	L register
MEM	1	1	1	1	RAM

Notes:

- (1) Contents of TRB register are also output if NON is specified.
- (2) DR to IDB, RQM not set. In DMA, DRQ not set.
- (3) First bit in goes to MSB, last bit to LSB.
- (4) First bit goes to LSB, last bit to MSB (bit reversed).

Jump Instructions

Figure 5 shows the JP instruction field specification. Bits D₂₁, D₂₀, and D₁₉ of the BRCH field identify the three types of instructions: unconditional jump (100), subroutine call (101), and conditional jump (010). Table 13 lists the instruction mnemonics for the complete BRCH field, bits D₂₁-D₁₃.

All the instructions in table 13—if unconditional or if the specified condition is true—take their next program execution address from the next address field (NA) in figure 5. Otherwise, PC = PC + 1.

Load Data (LD) Instructions

Figure 6 shows the LD instruction field specification.

The load data instruction will take the 16-bit value contained in the immediate data field (ID) and place it in the register specified by the destination field (DST). This is the same as the DST field (table 12) in the OP/RT instruction.

Table 12. DST Field

Mnemonic	D ₃	D ₂	D ₁	D ₀	Destination Register
@NON	0	0	0	0	No register
@A	0	0	0	1	ACCA (Accumulator A)
@B	0	0	1	0	ACCB (Accumulator B)
@TR	0	0	1	1	TR temporary register
@DP	0	1	0	0	DP data pointer
@RP	0	1	0	1	RP ROM pointer
@DR	0	1	1	0	DR data register
@SR	0	1	1	1	SR status register
@SOL	1	0	0	0	SO serial out LSB (Note 1)

3b

Table 12. DST Field (cont)

Mnemonic	D ₃	D ₂	D ₁	D ₀	Destination Register
@SOM	1	0	0	1	SO serial out MSB (Note 2)
@K	1	0	1	0	K (Mult)
@KLR	1	0	1	1	IDB → K, ROM → L (Note 3)
@KLM	1	1	0	0	Hi RAM → K, IDB → L (Note 4)
@L	1	1	0	1	L register
@TRB	1	1	1	0	TRB register

Mnemonic	D ₃	D ₂	D ₁	D ₀	Destination Register
@MEM	1	1	1	1	RAM

Notes:

- (1) LSB is first bit out.
- (2) MSB is first bit out.
- (3) Internal data bus to K, and ROM to L register.
- (4) Contents of RAM address specified by DP₆ = 1 is placed in K register, IDB is placed in L (that is: 1, DP₅, DP₄, DP₃-DP₀).

Figure 5. JP Instruction Field Specification




Figure 6. LD Instruction Field Specification




Table 13. BRCH Field

Mnemonic	D ₂₁ -D ₁₉	D ₁₈ -D ₁₆	D ₁₅ -D ₁₃	Conditions
JMP	1 0 0	0 0 0	0 0 0	No condition
CALL	1 0 1	0 0 0	0 0 0	No condition
JNCA	0 1 0	0 0 0	0 0 0	CA = 0
JCA	0 1 0	0 0 0	0 1 0	CA = 1
JNCB	0 1 0	0 0 0	1 0 0	CB = 0
JCB	0 1 0	0 0 0	1 1 0	CB = 1
JNZA	0 1 0	0 0 1	0 0 0	ZA = 0
JZA	0 1 0	0 0 1	0 1 0	ZA = 1
JNZB	0 1 0	0 0 1	1 0 0	ZB = 0
JZB	0 1 0	0 0 1	1 1 0	ZB = 1
JNOVA0	0 1 0	0 1 0	0 0 0	OVA0 = 0
JOVA0	0 1 0	0 1 0	0 1 0	OVA0 = 1
JNOVB0	0 1 0	0 1 0	1 0 0	OVB0 = 0
JOVB0	0 1 0	0 1 0	1 1 0	OVB0 = 1
JNOVA1	0 1 0	0 1 1	0 0 0	OVA1 = 0
JOVA1	0 1 0	0 1 1	0 1 0	OVA1 = 1

Mnemonic	D ₂₁ -D ₁₉	D ₁₈ -D ₁₆	D ₁₅ -D ₁₃	Conditions
JNOVB1	0 1 0	0 1 1	1 0 0	OVB1 = 0
JOVB1	0 1 0	0 1 1	1 1 0	OVB1 = 1
JNSA0	0 1 0	1 0 0	0 0 0	SA0 = 0
JSA0	0 1 0	1 0 0	0 1 0	SA0 = 1
JNSB0	0 1 0	1 0 0	1 0 0	SB0 = 0
JSB0	0 1 0	1 0 0	1 1 0	SB0 = 1
JNSA1	0 1 0	1 0 1	0 0 0	SA1 = 0
JSA1	0 1 0	1 0 1	0 1 0	SA1 = 1
JNSB1	0 1 0	1 0 1	1 0 0	SB1 = 0
JSB1	0 1 0	1 0 1	1 1 0	SB1 = 1
JDPL0	0 1 0	1 1 0	0 0 0	DPL = 0
JDPLN0	0 1 0	1 1 0	0 0 1	DPL ≠ 0
JDPLF	0 1 0	1 1 0	0 1 0	DPL = FH
JDPLNF	0 1 0	1 1 0	0 1 1	DPL ≠ FH
JNSIAK	0 1 0	1 1 0	1 0 0	SIACK = 0
JSIAK	0 1 0	1 1 0	1 1 0	SIACK = 1

Table 13. BRCH Field (cont)

Mnemonic	D ₂₁ -D ₁₉	D ₁₈ -D ₁₆	D ₁₅ -D ₁₃	Conditions
JNSOAK	0 1 0	1 1 1	0 0 0	SO ACK = 0
JSOAK	0 1 0	1 1 1	0 1 0	SO ACK = 1
JNRQM	0 1 0	1 1 1	1 0 0	RQM = 0
JRQM	0 1 0	1 1 1	1 1 0	RQM = 1

ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

T_A = 25°C unless otherwise specified

Supply voltage, V _{DD}	-0.5 to +7.0 V
V _{pp} (77P25)	-0.5 to +13.5 V
Input voltage, V _I	-0.5 to V _{DD} + 0.5 V
V _{RST} (77P25)	-0.5 to +13 V
Output voltage, V _O	-0.5 to V _{DD} + 0.5 V
Storage temperature, T _{STG}	-65 to 150°C
Operating temperature, T _{OPT}	
77C25/77C25-10	-40 to +80°C
77P25 (Normal operation)	-10 to +70°C
77P25 (PROM mode)	+20 to +30°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Supply voltage	V _{DD}	4.5	5.0	5.5	V	Normal operation
		5.7	6.0	6.25	V	Programming*
	V _{pp} *	4.5	5.0	5.5	V	Reading and normal operation
		12	12.5	12.8	V	Programming
Input voltage, low	V _{IL}	-0.3		0.8	V	
Input voltage, high	V _{IH}	2.2		V _{DD} + 0.3	V	
CLK input voltage, low	V _{ILC}	-0.3		0.5	V	
CLK input voltage, high	V _{IHC}	3.5		V _{DD} + 0.3	V	
Input voltage for setting PROM mode	V _{RST} *	11.5	12.0	12.5	V	Reading and writing
Operating temperature	T _{OPT}	-40	+25	+85	°C	77C25/77C25-10
		-10	+25	+70	°C	Normal operation*
		+20	+25	+30	°C	PROM mode*

* For μPD77P25

μPD77C25/77P25

DC Characteristics, Normal

$T_A = -40$ to $+85^\circ\text{C}$ (77C25/77C25-10), -10 to 70°C (77P25); $V_{DD} = 4.5$ to 5.5 V

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Output voltage, low	V_{OL}			0.45	V	$I_{OL} = 2.0$ mA
Output voltage, high	V_{OH}	$0.7 V_{DD}$			V	$I_{OH} = 400$ μA
Input leakage current, low	I_{LIL}			-10	μA	$V_{IN} = 0$ V
Input leakage current, high	I_{LIH}			10	μA	$V_{IN} = V_{DD}$
Output leakage current, low	I_{LOL}			-10	μA	$V_{OUT} = 0.47$ V
Output leakage current, high	I_{LOH}			10	μA	$V_{OUT} = V_{DD}$
Supply current (77C25)	I_{DD}		25	50	mA	$f_{CLK} = 8.192$ MHz
			15	25	mA	$f_{CLK} = 8.192$ MHz; RST = 1
Supply current (77P25)	I_{DD}		35	60	mA	$f_{CLK} = 8.192$ MHz
			20	35	mA	$f_{CLK} = 8.192$ MHz; RST = 1
			I_{PP}		1	mA

DC Characteristics, PROM Mode

$T_A = +20$ to $+30^\circ\text{C}$; $V_{DD} = 5.75$ to 6.25 V

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input leakage current	I_{RST}			30	μA	$V_{RST} = 12.0 \pm 0.5$ V
Supply current	I_{CC}			60	mA	
	I_{PP}			30	mA	

Capacitance

$T_A = 25^\circ\text{C}$; $V_{DD} = 0$ V

Parameter	Symbol	Typ	Max	Unit	Conditions
CLK, SCK capacitance	C_ϕ		20	pF	$f_c = 1$ MHz
Input capacitance	C_{IN}		20	pF	
Output capacitance	C_{OUT}		20	pF	

AC Characteristics

$T_A = -40$ to 85°C (77C25/77C25-10), -10 to $+70^\circ\text{C}$ (77P25); $V_{DD} = 4.5$ to 5.5 V

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Clock						
CLK cycle time	t_{CYC}					Measuring at 2 V
77C25/77P25		120	122	2000	ns	
77C25-10		100	100	2000	ns	
CLK pulse width	t_{CC}					
77C25		55			ns	
77P25		60			ns	
77C25-10		45			ns	
CLK rise time	t_{CR}			10	ns	Measuring at 1 and 3 V
CLK fall time	t_{CF}			10	ns	
SCK cycle time	t_{CYS}					
77C25/77P25		240	244		ns	
77C25-10		200	200		ns	
SCK high pulse width	t_{SSH}					
77C25/77P25		100			ns	
77C25-10		80			ns	
SCK low pulse width	t_{SSL}					
77C25/77P25		100			ns	
77C25-10		80			ns	
SCK rise time	t_{SR}			20	ns	
SCK fall time	t_{SF}			20	ns	
Host Interface Timing						
A0, $\overline{\text{CS}}$, $\overline{\text{DACK}}$ setup time for $\overline{\text{RD}}$	t_{SAR}	0			ns	
A0, $\overline{\text{CS}}$, $\overline{\text{DACK}}$ hold time for $\overline{\text{RD}}$	t_{HRA}	0			ns	
$\overline{\text{RD}}$ pulse width	t_{WRD}					
77C25/77P25		120			ns	
77C25-10		100			ns	
A0, $\overline{\text{CS}}$, $\overline{\text{DACK}}$ setup time for $\overline{\text{WR}}$	t_{SAW}	0			ns	
A0, $\overline{\text{CS}}$, $\overline{\text{DACK}}$ hold time for $\overline{\text{WR}}$	t_{HWA}	0			ns	
$\overline{\text{WR}}$ pulse width	t_{WWR}					
77C25/77P25		120			ns	
77C25-10		100			ns	
Data setup time for $\overline{\text{WR}}$	t_{SDW}					
77C25/77P25		100			ns	
77C25-10		80			ns	
Data hold time for $\overline{\text{WR}}$	t_{HWD}	0			ns	
$\overline{\text{RD}}$, $\overline{\text{WR}}$ recovery time	t_{RW}					
77C25/77P25		100			ns	
77C25-10		80			ns	
$\overline{\text{DACK}}$ hold time for DRQ	t_{HRQA}	$0.5t_{CYC}$			ns	
$\overline{\text{RD}}$, $\overline{\text{WR}}$ setup time for CLK	t_{SRWC}	50			ns	Note 1
$\overline{\text{RD}}$, $\overline{\text{WR}}$ hold time for CLK	t_{HCRW}	50			ns	Note 1
Host Interface Switching						
$\overline{\text{RD}} \downarrow \rightarrow$ data delay time	t_{DRD}					
77C25/77P25				100	ns	
77C25-10				80	ns	

μPD77C25/77P25

AC Characteristics (cont)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
RD ↑ → data float time 77C25/77P25 77C25-10	t _{FRD}	10 10		65 50	ns ns	
CLK ↑ → DRQ delay time 77C25/77P25 77C25-10	t _{DCRQ}			80 65	ns ns	
DACK ↓ → DRQ delay time 77C25/77P25 77C25-10	t _{DARQ}			110 90	ns ns	
CLK ↑ → P ₀ , P ₁ delay time 77C25/77P25 77C25-10	t _{DCP}			100 80	ns ns	

Interrupt Reset Timing

RST setup time for CLK 77C25/77P25 77C25-10	t _{SRSC}	50 40			ns ns	Note 1
RST hold time for CLK 77C25/77P25 77C25-10	t _{HCRS}	50 40			ns ns	Note 1
RST pulse width	t _{RST}	2t _{CYC} 3t _{CYC}			ns ns	System reset Enter power saving state
INT setup time for CLK 77C25/77P25 77C25-10	t _{SINC}	50 40			ns ns	Note 1
INT hold time for CLK 77C25/77P25 77C25-10	t _{HCIN}	50 40			ns ns	Note 1
INT pulse width	t _{INT}	3t _{CYC}			ns	
INT recovery time	t _{RINT}	2t _{CYC}			ns	

Interrupt Reset Switching

CLK ↑ → reset state delay time 77C25/77P25 77C25-10	t _{DCRS}			100 80	ns ns	
---	-------------------	--	--	-----------	----------	--

Serial Interface Timing

SIEN, S1 setup time for SCK 77C25/77P25 77C25-10	t _{SSIS}	50 40			ns ns	
SIEN, S1 hold time for SCK 77C25/77P25 77C25-10	t _{HSSI}	30 20			ns ns	
SOEN setup time for SCK 77C25/77P25 77C25-10	t _{SSSE}	50 40			ns ns	
SOEN hold time for SCK 77C25/77P25 77C25-10	t _{HSSE}	30 25			ns ns	
CLK setup time for SCK 77C25/77P25 77C25-10	t _{SCS}	50 40			ns ns	Note 1

AC Characteristics (cont)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
CLK hold time for SCK 77C25/77P25	t _{HSC}	50			ns	Note 1
77C25-10		40			ns	
SCK setup time for CLK 77C25/77P25	t _{SSC}	50			ns	Note 1
77C25-10		40			ns	
SCK hold time for CLK 77C25/77P25	t _{HCS}	50			ns	Note 1
77C25-10		40			ns	

Serial Interface Switching

SCK ↑ → SORQ delay time 77C25/77P25	t _{DSSQ}	30		150	ns	
77C25-10		20		120	ns	
SCK ↓ → SO delay time 77C25/77P25	t _{DLSO}			60	ns	
77C25-10				50	ns	
SCK ↓ → SO hold time 77C25/77P25	t _{HLSO}	0			ns	
77C25-10		0			ns	
SCK ↓ → SO float time 77C25/77P25	t _{FSSO}			60	ns	
77C25-10				50	ns	

Notes:

- (1) Setup and hold requirement for asynchronous signal only guarantees recognition at next CLK.

PROM Program Timing

T_A = 25 ± 5°C; V_{IHR} = 12.0 ± 0.5 V

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Data Read						
CE setup time for RST	t _{SRSC}	2			μs	V _{DD} = 5.0 ± 0.5 V
OE setup time for RST	t _{SRSOE}	2			μs	V _{PP} = V _{DD}
Data Read Switching						
Address to output delay	t _{DAD}			200	ns	V _{DD} = 5.0 ± 0.5 V
CE to output delay	t _{DCD}			200	ns	V _{PP} = V _{DD}
OE to output delay	t _{DODR}			75	ns	
OE high to output float	t _{FCD}	0		60	ns	
Address to output hold	t _{HAD}	0			ns	
Data Write						
CE setup time for RST	t _{SRSC}	2			μs	V _{DD} = 6.0 ± 0.25 V
CE setup time for address	t _{SAC}	2			μs	V _{PP} = 12.5 ± 0.3 V
CE setup time for data	t _{SDC}	2			μs	
CE setup time for V _{pp}	t _{SVPC}	2			μs	
CE setup time for V _{DD}	t _{SVDC}	2			μs	
OE setup time for data	t _{SDO}	2			μs	

3b

PROM Program Timing (cont)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Address hold time	t_{HCA}	2			μs	
Data hold time	t_{HCD}	2			μs	
Initial program pulse width	t_{WC0}	0.95	1.0	1.05	ms	
Overprogram pulse width	t_{WC1}^*	2.85		78.75	ms	


Data Write Switching

OE to output float time	t_{FOD}	0		130	ns	$V_{DD} = 6.0 \pm 0.25 V$
OE to output delay	t_{DODW}			150	ns	$V_{PP} = 12.5 \pm 0.3 V$


$t_{WC1} = 3nt_{WC0}$ assuming initial program pulse is applied n times.

Timing Waveforms


Input/Output Voltage Reference Levels




Clock Timing




Host Read Operation



Host Write Operation




Normal Operation, 8-Bit Mode




3b


Normal Operation, 16-Bit Mode



Port Operation




DMA Operation, 8-Bit Mode




3b

DMA Operation, 16-Bit Mode




Reset Operation




3b


Interrupt Operation



PROM Read Timing




PROM Program Timing



3b

Figure 7. Serial Input Operation




SERIAL TIMING

Serial Output Case 1: \overline{SOEN} Asserted in Response to SORQ

Figure 8 shows timing for serial output when \overline{SOEN} is asserted in response to SORQ. If \overline{SOEN} is held inactive until after SORQ is asserted, and then \overline{SOEN} is asserted at least t_{SSES} before the falling edge of SCK, SO will become valid t_{DSL0} after the falling edge of SCK for use by an external device at the subsequent rising edge of SCK.

Note that, although figure 8 shows \overline{SOEN} being asserted during a different SCK pulse than the one in which SORQ is asserted, it is permissible for these to occur during the same pulse of SCK as long as \overline{SOEN} is still asserted t_{SSES} before the falling edge of SCK.

Figure 8. Serial Output Case 1



49M-00053B

Serial Output Case 2: $\overline{\text{SOEN}}$ Active Before SORQ Is High

Figure 9 shows output timing when $\overline{\text{SOEN}}$ is active before SORQ is high. If $\overline{\text{SOEN}}$ is held active before SORQ is high, data will be shifted out whenever it becomes available in the serial output register (assuming previous data is already shifted out). In this case, SORQ will rise t_{DSSQ} after a rising edge of SCK. The first SO bit occurs t_{DLSO} after the next falling edge of SCK for use by an external device at the subsequent rising edge of SCK.

Subsequent bits will be shifted out t_{DLSO} after subsequent falling edges of SCK for use at subsequent rising edges of SCK. The last bit to be shifted out will also follow this pattern, and will be held valid t_{FSSO} after the


corresponding falling edge of SCK at which it is to be used. SORQ will be held t_{DSSQ} after this same rising edge of SCK, and then removed.

Serial Output Case 3: $\overline{\text{SOEN}}$ Released During a Transfer

If $\overline{\text{SOEN}}$ is released while SCK is in the middle of a transfer, as shown in figure 10, at least t_{HSSQ} after the falling edge of SCK, then the next bit will be shifted out t_{DLSO} after the falling edge of SCK for use at the subsequent rising edge of SCK. SO will go inactive t_{FSSO} after the falling edge of SCK.


Note: For all its uses, $\overline{\text{SOEN}}$ must not change state within t_{SSES} before or t_{HSSQ} after the falling edge of SCK; otherwise the results will be indeterminate.

Figure 9. Serial Output Case 2



49M-00054B

Figure 10. Serial Output Case 3



49M-00055B


Serial Input

Serial input timing (figure 11) is much simpler than serial output timing (figure 12). Data bits are shifted in on the rising edge of SCK if \overline{SIEN} is asserted. Both \overline{SIEN}

and SI must be stable at least t_{SSIS} before and t_{HSSI} after the rising edge of SCK; otherwise the results will be indeterminate.

3b


Figure 11. Serial Input Timing Example



Notes: [1] Setting SIAK flag to "0" [MOV XXX, SI]
The SIAK flag is recognized as "1" from this instruction

49NR-277B

Figure 12. Serial Output Timing Example



μPD77P25 PROM

The μPD77P25 has a PROM—one-time programmable (OTP) or ultraviolet erasable (UVE)—consisting of a 2K x 24-bit instruction ROM and a 1K x 16-bit data ROM.

Data is written to or read from the PROM in 8-bit bytes. Because instruction words are 24 bits and data words are 16 bits, special byte addresses are assigned to the instruction ROM (0H-1FFFH) and data ROM (2000H-27FFH) as shown in figures 13 and 14.

Each internal word address of the instruction ROM is equivalent to three byte addresses used by external devices plus one dummy byte address. For example, in figure 13, internal word address 0H corresponds to byte addresses 0H, 1H, and 2H plus dummy byte address 3H (not shown).

Figure 13. Instruction ROM





Figure 14. Data ROM



UVEPROM Erasure

Data in a UVEPROM can be erased by exposure to light with a wavelength shorter than 400 nm. Usually, ultraviolet light with a 254-nm wavelength is used. The erasure process, which sets all data bits to 1's, must take place before data is programmed to a UVEPROM.

The total light quantity required to completely erase the written data is 15 Ws/cm², equivalent to exposure to a UV lamp with a rating of 12,000 μW/cm² for about 20 minutes. A longer time may be necessary because of such factors as the age of the UV lamp and stains on the package window. The window must be positioned within 1 inch of the UV lamp.

If the UVEPROM is exposed to direct sunlight or fluorescent light for a long time, the data might be destroyed. To prevent this, mask the window with a cover or film after the erasure process.

Data Programming Procedure

Following is the procedure for programming the 77P25. Table 15 shows the reassigned pin functions when writing/reading the PROM.

Since the area from byte address 2800H to 3FFFH is for internal testing, the area for the instruction ROM and data ROM must be set from byte address 0H to 27FFH. Set the data to dummy byte addresses in the instruction ROM area to FFH in the normal programming.

- (1) Apply +12.5 V to RST (pin 16), +6 V to V_{DD}, and +12.5 V to V_{PP}. This causes the PROM to enter program mode.
- (2) Specify the desired ROM byte address from address input pins A₀ to A₁₃.
- (3) Program the data on the data bus (D₀-D₇) by applying 0 to \overline{CE} while \overline{OE} is 1 (program mode).

- (4) Output the programmed data to the data bus (D₀-D₇) by applying 0 to \overline{OE} while \overline{CE} is 1 (program verify mode).
- (5) Repeat steps 2 through 4, 25 times maximum until the data is properly written to the specified address.
- (6) After verifying that the data has been properly programmed, apply additional pulses by setting \overline{OE} to 1 (clear \overline{CE} to 0). The pulse width is 3X ms if the number of repetitions in steps 3 and 4 is X.

The above procedure completes writing one byte of data. If the data will not be properly programmed even after steps 2 to 4 have been repeated more than 25 times, the 77P25 is defective.

Table 14. Pin Functions for PROM Programming/Reading

Program Mode	Normal Mode	Function
A ₀	A ₀	Input address (viewed from external device) for programming/reading PROM (instruction ROM and data ROM).
A ₁	\overline{WR}	
A ₂	SORQ	
A ₃	SO	
A ₄	SI	
A ₅	\overline{SOEN}	
A ₆	\overline{SIEN}	
A ₇	SCI	
A ₈	INT	
A ₉	CLK	
A ₁₀	P ₁	
A ₁₁	P ₀	
A ₁₂	DRQ	
A ₁₃	\overline{DACK}	
D ₀ -D ₇	D ₀ -D ₇	Input/output data for PROM (instruction ROM and data ROM)
\overline{CE}	\overline{CS}	PROM program strobe signal (active low)
\overline{OE}	\overline{RD}	PROM read strobe signal (active low)
V _{PP}	V _{PP}	Power pin for programming PROM; apply +12.5 V for writing and +5 V for reading.
V _{DD}	V _{DD}	Power pin; apply +6 V for programming and +5 V for reading.
GND	GND	Ground pin
	RST	Sets PROM program or read mode. Mode is set when +12.5 V is applied.

Data Reading Procedure

- (1) Apply +12.5 V to RST, +5.0 V to V_{DD}, and +5.0 V to V_{PP}. This causes the PROM to enter read mode.
- (2) Specify the desired ROM byte address from the address input pins A₀ to A₁₃.
- (3) Data will be output to the data bus (D₀-D₇) by clearing OE and CE to 0.

Instruction ROM Code Protection

A word of the instruction ROM can be protected if data FEH is programmed to a dummy byte address. For example, byte addresses 0H, 1H, and 2H (word address 0H) are protected if FEH is programmed to dummy byte address 3H. Following is the procedure for protecting the instruction ROM.

- (1) Set data FFH to the dummy addresses; then perform the data program procedure.
- (2) Verify the programmed data by the data read procedure.
- (3) Set data FEH to the dummy addresses; again perform the data program procedure.

DEVELOPMENT TOOLS

For software development and assembly into object code, a relocatable assembler (RA77C25) is available. This software is available to run on MS-DOS®, CP/M®, VAX®/VMS®, and VAX/UNIX® systems.

For debugging, a hardware emulator (EVAKIT-77C25) provides in-circuit, real-time emulation of the 77C25. Features of the EVAKIT-77C25 include break/step emulation, symbolic debugging, and on-line assembly/disassembly of code.

The EVAKIT-77C25 connects via a probe to the target system for test and demonstration of the final system design. It also connects to the host development system via an RS-232 port. Using Kermit or NEC's EVA communications program, code can be downloaded or uploaded between development system and EVAKIT.

By connecting to a PROM programmer, the EVAKIT is also used to prepare 77P25 PROMs intended for prototyping and small volume applications. A program adaptor, PA-77P25, is provided for use with the data I/O programmer.

Code submittal for the mask ROM μPD77C25 is accomplished by preparing a 27C256A or μPD77P25 PROM using the same programming device.

SYSTEM CONFIGURATION

Figures 15, 16, 17, and 18 show typical system applications for the 77C25.

Figure 15. Spectrum Analysis System





Figure 16. Analog-to-Analog Digital Processing System Using a Single 77C25



MS-DOS is a registered trademark of Microsoft Corporation. CP/M is a registered trademark of Digital Research, Incorporated. VAX and VMS are registered trademarks of Digital Equipment Corporation. UNIX is a registered trademark of UNIX System Laboratories, Incorporated.

Figure 17. Signal Processing System Using Cascaded 77C25's and Serial Communication





Figure 18. Signal Processing System Using 77C25's As a Complex Computer Peripheral



3b

Description

The μPD77220 is a highly accurate digital signal processor (DSP). The μPD77220 has a mask ROM; the μPD77P220 has a one-time programmable (OTP) or an ultraviolet erasable (UVE) PROM. There are also two speed versions, 8 and 10 MHz. The part numbers of 10-MHz versions have a -10 suffix. The 8- and 10-MHz units process 24-bit fixed-point data at 122 and 100 ns/instruction.

Note: Unless excluded by context, μPD77220 means both the μPD77220 and the μPD77P220.

The internal circuit consists of a multiplier (24 x 24 bits), instruction ROM (2K words x 32 bits), data ROM (1K words x 24 bits), and two independent data RAMs (256 words x 24 bits each).

The μPD77220 has two operation modes: master and slave. These modes can be set using external pins. In master mode, an external 8K-word memory can be added, and 4K words in the memory can be used as an instruction area. In slave mode, the μPD77220 operates as an I/O processor for the host CPU. An external 8K-byte data memory can be added.

Features

- Processes 24-bit fixed-point data
 - 24-bit fixed-point multiplication circuit
24 bits x 24 bits → 47 bits
 - 47-bit ALU with eight working registers
 - 47-bit barrel shifter
- High-speed operation and efficient data transfer
 - Instruction cycle 122 or 100 ns
 - Three-stage pipeline processing
 - Dedicated data buses in the internal RAM, multiplication circuit, and ALU

- Architecture suitable for digital signal processing
 - Two built-in independent data RAMs and data RAM pointers
 - Each data RAM pointer consists of a base pointer and index register: the base pointer performs a ring count operation in any range
 - Data ROM pointer steps forward in two-step increments (2N) in addition to normal autoincrement/autodecrement addressing
- Flexible external interfaces
- Two modes of operation: master or slave
 - In master mode, 4K words by 32-bit instruction area
 - High-speed access to external memory
Master mode: 4K words by 24 bits
Slave mode: 4K words by 8 bits
- CMOS process
- Single +5-volt single power supply
- 68-pin PGA array and PLCC packages


Ordering Information

Part Number	Package	Max Speed	ROM
μPD77220R	68-pin PGA	8 MHz	Mask
L	68-pin PLCC	8 MHz	
R-10	68-pin PGA	10 MHz	
L-10	68-pin PLCC	10 MHz	
μPD77P220R	68-pin PGA	8 MHz	UVE
L	68-pin PLCC	8 MHz	OTP
R-10	68-pin PGA	10 MHz	UVE
L-10	68-pin PLCC	10 MHz	OTP

μPD77220, 77P220

Pin Configurations

68-Pin PLCC




Notes:

The symbol in () denotes the pin symbol applicable to the pin in the Slave mode.
 The Vpp pin is only used for the μPD77P220.

Pin Configurations (cont)

68-Pin Ceramic PGA



3c

Terminal No.	Terminal Symbol		Terminal No.	Terminal Symbol		Terminal No.	Terminal Symbol		Terminal No.	Terminal Symbol	
	Master Mode	Slave Mode		Master Mode	Slave Mode		Master Mode	Slave Mode		Master Mode	Slave Mode
A ₂	A ₇		B ₉	D ₁₃	VO ₅	F ₁₀	D ₂₃	VO ₁₅	K ₄	V _{DD}	
A ₃	A ₉		B ₁₀	D ₁₄	VO ₆	F ₁₁	V _{PP}		K ₅	SOEN	
A ₄	A ₁₀		B ₁₁	D ₁₆	VO ₈	G ₁	D ₇		K ₆	GND	
A ₅	A _{AX}		C ₁	A ₄		G ₂	D ₈		K ₇	WR	
A ₆	D ₈	VO ₀	C ₂	A ₃		G ₁₀	D ₂₄	HRD	K ₈	V _{DD}	
A ₇	D ₁₀	VO ₂	C ₁₀	D ₁₇	VO ₉	G ₁₁	D ₂₅	HWR	K ₉	X ₂	
A ₈	D ₁₁	VO ₃	C ₁₁	D ₁₈	VO ₁₀	H ₁	D ₅		K ₁₀	D ₃₀	P ₂
A ₉	D ₁₂	VO ₄	D ₁	A ₂		H ₂	D ₄		K ₁₁	D ₃₁	P ₃
A ₁₀	D ₁₅	VO ₇	D ₂	A ₁		H ₁₀	D ₂₆	CS	L ₂	D ₀	
A ₁	A ₆		D ₁₀	D ₁₉	VO ₁₁	H ₁₁	D ₂₇	RQM	L ₃	SOCK	
B ₂	A ₅		D ₁₁	D ₂₀	VO ₁₂	J ₁	D ₃		L ₄	SO	
B ₃	A ₈		E ₁	A ₀		J ₂	D ₂		L ₅	SI	
B ₄	GND		E ₂	M _{WS}		J ₁₀	D ₂₈	P ₀	L ₆	SIEN	
B ₅	A ₁₁		E ₁₀	D ₂₁	VO ₁₃	J ₁₁	D ₂₉	P ₁	L ₇	RESET	
B ₆	V _{DD}		E ₁₁	D ₂₂	VO ₁₄	K ₁	D ₁		L ₈	RD	
B ₇	D ₉	VO ₁	F ₁	INT		K ₂	SORQ		L ₉	CLKOUT	
B ₈	GND		F ₂	NMI		K ₃	SICK		L ₁₀	X ₁	

83ML-6961B

μPD77220 and μPD77230A Comparison

The μPD77220 is a 24-bit fixed-point signal processor; the μPD77230A is a 32-bit floating-point signal processor. The two processors are generally compatible on an object level. However, the following μPD77230A instructions are not available on the μPD77220. ADDF, SUBF, NORM, CVT (OP field)

- TRNORM, RDNORM, FLTFIX, FIXMA (CNT field)
- SPIE, IESP (CNT field)
- WRBEL8, WRBL8E (CNT field)
- JEV0, JEV1 (C field)
- TRE (DST field)

Also, the CMP instruction on the μPD77220 treats data as 47-bit fixed-point data at the time of comparison (as opposed to 55-bit floating-point data on the μPD77230A).

Internal memory differences between the two processors are shown in table 1. Table 2 describes the differences in the data lengths between the μPD77220 and the μPD77230A.


Table 1. Internal Memory Differences Between μPD77220 and μPD77230A

Memory Type	μPD77220	μPD77230A
Instruction ROM	2K words x 32 bits	2K words x 32 bits
Data ROM	1K words x 24 bits	1K words x 32 bits
RAM 0	256 x 24 bits	512 x 32 bits
RAM 1	256 x 24 bits	512 x 32 bits

Table 2. Data Length Differences Between μPD77220 and μPD77230A


Symbol	μPD77220	μPD77230A
MAIN BUS	24 bits	32 bits
P, Q	47 bits	55 bits
PSW0, PSW1	4 bits (OVFE not present)	5 bits
RAM0, RAM1	24 bits	32 bits
IX0, IX1	9 bits	←
RP	10 bits	←
M	47 bits	55 bits
DRS	32 bits	←
SI, SO	32 bits	←
LC	10 bits	←
TR	24 bits	32 bits
PU BUS	47 bits	55 bits
WR0 - WR7	47 bits	55 bits
SVR	7 bits	←
BP0, BP1	9 bits	←
ROM	24 bits	32 bits
K, L	24 bits	32 bits
DR	32 bits	←
AR	13 bits	←
STK	13 bits	←
SR	20 bits	←

Master Mode Block Diagram




3c

Slave Mode Block Diagram




83YL-6722B

Master Mode Operation



Slave Mode Operation



3c

Pin Functions

Symbol	PGA Pin Location	PLCC Pin Number	I/O	Function
Power Supply				
V _{DD}	B6	36	—	+ 5 V power supply
	K4	66	—	Be sure to connect these three pins
	K8	6	—	
V _{PP}	F11	18	—	PROM program power input pin. Connect + 5 V for normal operation or + 12.5 V for PROM program mode
GND	B4	40	—	Ground terminals
	B8	32	—	Be sure to ground these three pins
	K6	2	—	

Setting Modes

M/S	E2	51	I	Operation mode; mode cannot be changed during operation 0: Master mode 1: Slave mode
-----	----	----	---	--

Clocks

X1	L10	9	I	Input pins for crystal oscillator connection
X2	K9	8	—	If an external clock is used, connect it to the X1 pin and leave X2 open
CLKOUT	L9	7	O	μPD77220 internal system clock output. The output signal frequency is half the frequency of the crystal oscillator connected to the X1 or X2 pin

Reset and Interrupt

RESET	L7	3	I	Internal system reset signal input (low-level active) — Requires latitude of more than three system clock (CLKOUT) cycles
-------	----	---	---	--

Pin Functions (cont)

Symbol	PGA Pin Location	PLCC Pin Number	I/O	Function
NMI	F2	53	I	Non-maskable interrupt input (low-level active) — Requires latitude of more than three system clock (CLKOUT) cycles — Fall edge detection — The interrupt address is 10H
INT	F1	52	I	Maskable interrupt input (low-level active) — Requires latitude of more than three system clock (CLKOUT) cycles — Fall edge detection — The interrupt address is 100H

Serial Interfaces

SOCK	L3	63	I/O	Serial output data clock I/O — Serial data is output synchronously when the clock to be input or output at this pin rises — Whether the external clock is to be input or the internal clock to be output depends on the status register
SORQ	K2	62	O	Serial output request (high-level active) — When output data is in the SO register, set to 1 When output is terminated, set to 0
SOEN	K5	68	I	Serial output enable (low-level active) — Enables serial data output from the SO pin
SO	L4	65	O (3 state)	Serial data output — Serial data output is synchronized with the leading edge of the SOCK signal
SICK	K3	64	I/O	Serial input data clock I/O — Serial data is latched internally at the trailing edge of the clock input to or output from this terminal — The status register determines whether to input the external clock or to output the internal clock
SIEN	L6	1	I	Serial input enable (low-level active) — Enables serial data input from the SI pin
SI	L5	67	I	Serial data input — Inputs serial data synchronously when SICK falls

Note: The system clock is an internal clock generated by CLK GEN on the basis of the clock (master clock hereafter) input in X1. Its frequency is half of that of the master clock.

External Memory Interfaces (Master Mode Only)

WR	K7	4	O	Write output (low-level active) — Write control output for external memory. If 0 is set, the output address is valid and data is output to data bus (D0 to D31)
RD	L8	5	O	Read output (low-level active) — Read output control for the external memory. If 0 is set, the output address is valid and data is output to data bus (D0 to D31)
AX	A5	37	O	Highest-order memory address output — If the external instruction memory is accessed (highest-order bit PC12 of the internal program counter is 1), 0 is output — If the external data memory is accessed, the value of the highest-order bit AR12 of the internal address register is output 0: High-speed access area 1: Low-speed access area

Pin Functions (cont)

Symbol	PGA Pin Location	PLCC Pin Number	I/O	Function
External Memory Interfaces (Master Mode Only) (cont)				
A0 - A11	See PGA pin configuration diagram	See PLCC pin configuration diagram	O (3 state)	Memory address output — Address output when the external memory is accessed — If the external instruction memory is accessed, the value of low-order 12 bits of the internal program counter is output — If the external data memory is accessed, the value of low-order 12 bits of the address register is output
D0 - D31	See PGA pin configuration diagram	See PLCC pin configuration diagram	I/O (3 state)	32-bit data bus for the external memory
Host CPU Interfaces (Slave Mode Only)				
\overline{CS}	H10	15	I	Chip select input (low-level active) — If 0 is set, read/write from host CPU through 16-bit data bus (I/O0 to I/O15) is enabled
\overline{HWR}	G11	16	I	Host CPU write input (low-level active) — If 0 is set, 16-bit data bus (I/O0 to I/O15) is ready for input (also $\overline{CS} = 0$)
\overline{HRD}	G10	17	I	Host CPU read input (low-level active) — If 0 is set, 16-bit data bus (I/O0 to I/O15) is ready for output (for $\overline{CS} = 0$)
I/O0 to I/O15	See PGA pin configuration diagram	See PLCC pin configuration diagram	I/O (3 state)	16-bit data buses for host CPU — Bidirectional buses that input and output data according to control signals \overline{CS} , \overline{HWR} , and \overline{HRD} from the host CPU — 16-bit or 32-bit I/O data transfer format can be set in the internal status register
RQM	H11	14	O	Host request input — Signal that indicates a read or write request to host CPU
External Data Memory Interfaces (Slave Mode Only)				
\overline{WR}	K7	4	O	Write data output (low-level active) — Write control output for the external memory. If set to 0, the output address is valid and data is output to data buses (D0 to D7)
\overline{RD}	L8	5	O	Read data output (low-level active) — Read control output for the external memory. If set to 0, the output address is valid and data is input through data buses (D0 to D7)
AX	A5	37	O	Highest-order memory address output — If the external memory is accessed, the value of the highest-order bit AR12 of the internal address register is output 0: High-speed access area 1: Low-speed access area
A0 - A11	See PGA pin configuration diagram	See PLCC pin configuration diagram	O	Memory address output — Address output when the external memory is accessed. The value of the low-order 12 bits of the internal address register is output from this address
D0 - D7	See PGA pin configuration diagram	See PLCC pin configuration diagram	I/O (3 state)	8-bit data bus for external memory — 1-byte, 2-byte, 3-byte, or 4-byte I/O data transfer format can be set in the internal status register

Pin Functions (cont)

Symbol	PGA Pin Location	PLCC Pin Number	I/O	Function
General-Purpose I/O Ports (Slave Mode Only)				
P0, P1	J10, J11	13, 12	I	General-purpose input port — The status of these general-purpose input ports can be determined by an instruction
P2, P3	K10, K11	11,10	O	General-purpose output port — Data to be output from these general-purpose output pins can be set using an instruction; the data is stored unless the set value is changed

Internal Functions

Symbol	Multiplier	Description
Multiplier Peripheral Circuits		
MPY	Multiplier	24-bit fixed-point data multiplier 24 bits x 24 bits → 47 bits
K	K Register	MPY input data storage register (24 bits)
L	L Register	MPY input data storage register (24 bits)
M	M Register	MPY multiplication result storage register (47 bits)
ALU Peripheral Circuits		
ALU	Arithmetic Logic Unit	47-bit data logical operation circuit
P	P Register	ALU input data storage register (47 bits)
Q	Q Register	ALU input data storage register (47 bits)
EXCHANGE	Data Exchanger	Selects P or Q from which the fixed-point data is to be input to the barrel shifter
BSHIFT	Barrel Shifter	Barrel shifter for fixed-point data in the P or Q register
SVR	Shift Value Register	Shift value set register
WRIC	Working Register Interface Circuit	Specifies the format of data transfer between the working register and PU bus
WR0 - WR7	Working Register (0-7)	ALU operation result storage register (47 bits)
PSW0	Program Status Word 0	ALU operation result status register
PSW1	Program Status Word 1	ALU operation result status register
Data Memory Peripheral Circuits		
ROM	Data ROM	Fixed-data storage ROM (1 kW x 24 bits)
RP	ROM Pointer	Register specifying ROM address (10 bits)
RAM0	Data RAM0	Data storage RAM0 (256 W x 24 bits)
BP0	Base Pointer 0	Register specifying RAM0 base address (9 bits)
IX0	Index Register 0	Register specifying RAM0 index address (9 bits)
RAM1	Data RAM1	Data storage RAM1 (256 W x 24 bits)
BP1	Base Pointer 1	Register specifying RAM1 base address (9 bits)
IX1	Index Register 1	Register specifying RAM1 index address (9 bits)
Instruction ROM Peripheral Circuits		
INSTRUCTION ROM	Instruction ROM	Instruction storage ROM (2 kW x 32 bits)
PC	Program Counter	Register specifying instruction ROM address (13 bits)
STK	Stack	8-level 13-bit stack

Internal Functions (cont)

Symbol	Multiplier	Description
Instruction ROM Peripheral Circuits (cont)		
SP	Stack Pointer	Pointer indicating stack address
DECODER	Instruction Decoder	Instruction decoding circuit
Parallel Interface Buses		
DP	Data Port	Master mode: — 32-bit parallel data bus for the external memory Slave mode: — 8-bit parallel data bus for the external data memory — 16-bit parallel data bus for host CPU — Read/write control signal for host CPU — General-purpose I/O port
AP	Address Port	Master mode: — Address bus for the external memory Slave mode: — Address bus for the external data memory
DR	Data Register	Master mode: — Register for interface between mode DP and internal data bus (main bus) (32 bits) Slave mode: — Register for interface between mode DP (8-bit parallel data bus for the external data memory) and main bus (32 bits)
DRS	Data Register for Slave	Slave mode: — Register for interface between mode DP (16-bit parallel data bus for host CPU) and main bus (32 bits)
AR	Address Register	Register specifies external data memory address (13 bits)
HOST R/W CNT	Host CPU Read/Write Control Circuit	Slave Host CPU interface control mode circuit
R/W CNT	Read/Write Control Circuit	External memory read/write control circuit
Serial Input/Output Interfaces		
SO	Serial Output Data Register	Serial output data storage register (32 bits)
OSFT	Output Shift Register	Shift register - outputs SO data serially
SOCNT	Serial Output Control Circuit	Serial output control circuit
SI	Serial Input Data Register	Serial input data storage register (32 bits)
ISFT	Input Shift Register	Shift register - inputs serial data
SICNT	Serial Input Control Circuit	Serial input control circuit
Control Circuits		
CLK GEN	Clock Generator	Circuit for generating internal system clock and serial I/O clock
INT CNT	Interrupt Controller	Internal interrupt control circuit
TR	Temporary Register	General-purpose register (24 bits)
LC	Loop Counter	Register which sets program loop count (10 bits)
SR	Status Register	Register which specifies or indicates operation mode (20 bits)

μPD77220, 77P220

ELECTRICAL SPECIFICATIONS

For the electrical specifications of the μPD77P220 in PROM program/read mode, see the later section titled PROM Electrical Specifications.

Capacitance

$T_A = +25^\circ\text{C}$; $V_{DD} = 0\text{ V}$

Parameter	Symbol	Max	Unit	Conditions
Input capacitance	C_{IN}	10	pF	$f_c = 1\text{ MHz}$
Output capacitance	C_{OUT}	20	pF	

Absolute Maximum Ratings

$T_A = +25^\circ\text{C}$

Operating temperature, T_{OPT}	-10 to +70°C
Storage temperature, T_{STG}	-65 to +150°C
Output voltage, V_O	-0.5 to $V_{DD} + 0.5\text{ V}$
Input voltage, V_I (except $\overline{SIEN}/\overline{PROG}$)	-0.5 to $V_{DD} + 0.5\text{ V}$
V_I ($\overline{SIEN}/\overline{PROG}$)	-0.5 to +12.5 V
Power supply voltage, V_{DD}	-0.5 to +6.5 V
V_{PP}	-0.5 to +13.5 V

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Power supply voltage	V_{DD}	4.75	5.0	5.25	V	Normal operation
		5.75	6.0	6.25	V	PROM mode
	V_{PP}	4.75	5.0	5.25	V	Normal operation
		12.2	12.5	12.8	V	PROM mode
Low-level input voltage	V_{IL}	-0.3		0.8	V	
High-level input voltage	V_{IH}	2.2		$V_{DD} + 0.3$	V	
Low-level X1 input voltage	V_{ILX}	-0.3		0.5	V	
High-level X1 input voltage	V_{IHX}	3.9		$V_{DD} + 0.3$	V	
Input voltage for PROM mode	V_{PROG}	11.5	12.0	12.5	V	
Operating temperature	T_{OPT}	-10	+25	+70	°C	Normal operation
		+20	+25	+30	°C	PROM mode

DC Characteristics

$T_A = -10\text{ to }+70^\circ\text{C}$; $V_{DD} = 5\text{ V} \pm 5\%$

Parameter	Symbol	Min	Typ	Max	Unit	Conditions	
Low-level output voltage	V_{OL}			0.45	V	$I_{OL} = 2.0\text{ mA}$	
High-level output voltage	V_{OH}	0.7 V_{DD}			V	$I_{OH} = -400\text{ }\mu\text{A}$	
Low-level input current	I_{IL}			-400	μA	\overline{RESET} , SICK, SOCK, $V_{IN} = 0\text{ V}$	
High-level input current	I_{IH}			400	μA	$\overline{M/S}$ $V_{IN} = V_{DD}$	
Low-level input leak current	I_{LIL}			-10	μA	Except \overline{RESET} , SICK, SOCK, $V_{IN} = 0\text{ V}$	
High-level input leak current	I_{LIH}			10	μA	Except $\overline{M/S}$, $V_{IN} = V_{DD}$	
Low-level output leak current	I_{LOL}			-10	μA	$V_{OUT} = 0\text{ V}$	
High-level output leak current	I_{LOH}			10	μA	$V_{OUT} = V_{DD}$	
X1 input current	I_{X1}			400	μA	X1 pin, external clock input	
Input leak current	I_{PROG}			30	μA	$V_{PROG} = 12.0$	
Power supply current	I_{DD}		140	200	mA	$f_{CYX} = 16.384\text{ MHz}$ (Normal operation)	
					100	mA	PROM programming mode
	I_{pp}				1	mA	Normal operation
					30	mA	PROM programming mode

Crystal Oscillator Connection Conditions

$T_A = -10$ to $+70^\circ\text{C}$; $V_{DD} = 5\text{ V} \pm 5\%$

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Oscillation frequency	f_{CYX}					Figure 1
8-MHz version		1.0	16.384	16.667	MHz	
10-MHz version		1.0	—	20.000	MHz	
C1, C2 capacitance			15		pF	

Timing Requirements (Figure 4)

$T_A = -10$ to $+70^\circ\text{C}$; $V_{DD} = 5\text{ V} \pm 5\%$

Parameter	Symbol	8-MHz Version			10-MHz Version			Unit	Conditions
		Min	Typ	Max	Min	Typ	Max		
X1 cycle time	t_{CYX}	60	61	1000	50		1000	ns	Figures 2 and 3. Voltage threshold for timing measurements are 1.0 and 3.0 volts.
X1 high pulse width	t_{XXH}	25			20			ns	
X1 low pulse width	t_{XXL}	25			20			ns	
X1 rise time	t_{XR}			5			5	ns	
X1 fall time	t_{XF}			5			5	ns	
SICK, SOCK cycle time	t_{CYS}	240	244		240	244		ns	
SICK, SOCK high pulse width	t_{SSH}	100			100			ns	
SICK, SOCK low pulse width	t_{SSL}	100			100			ns	
SICK, SOCK rise time	t_{SR}			20			20	ns	
SICK, SOCK fall time	t_{SF}			20			20	ns	

Switching Characteristics (Figure 4)

$T_A = -10$ to $+70^\circ\text{C}$; $V_{DD} = 5\text{ V} \pm 5\%$; $C_L = 100\text{ pF}$

Parameter	Symbol	Min	Max	Unit
X1 \uparrow to \overline{RD} delay time	t_{DXC}		50	ns
X1 \uparrow to CLKOUT hold time	t_{HXC}	0		ns
SCK cycle time	t_{CYS}	$8t_{CYX}$		ns
SCK high pulse width	t_{SSH}	$4t_{CYX} - 65$		ns
SCK low pulse width	t_{SSL}	$4t_{CYX} - 65$		ns
SCK rise time	t_{SR}		20	ns
SCK fall time	t_{SF}		20	ns
X1 \uparrow to SCK \uparrow delay time	t_{DXS}	10	120	ns

3c

External Memory Access Timing (Figures 5, 6)

T_A = -10 to +70°C; V_{DD} = 5 V ±5%

Parameter	Symbol	8-MHz Version		10-MHz Version		Unit	Conditions
		Min	Max	Min	Max		
Data set time (for address)	t _{SAD1}		2t _{CYX} - 85	2t _{CYX} - 75		ns	When an instruction is read
Data set time (for \overline{RD} ↓)	t _{SRD1}		t _{CYX} - 25	t _{CYX} - 25		ns	
Data hold time (for \overline{RD} ↑)	t _{HRD1}	0		0		ns	
Data set time (for address)	t _{SAD1}		4t _{CYX} - 135	4t _{CYX} - 115		ns	Applies to high-speed access area
	t _{SAD2}		8t _{CYX} - 135	8t _{CYX} - 115		ns	Applies to low-speed access area
Data set time (for \overline{RD} ↓)	t _{SRD1}		3t _{CYX} - 75	3t _{CYX} - 65		ns	Applies to high-speed access area
	t _{SRD2}		7t _{CYX} - 75	7t _{CYX} - 65		ns	Applies to low-speed access area
Data hold time (for \overline{RD} ↑)	t _{HRD}	0		0		ns	

Switching Characteristics (Figures 5 - 8)

T_A = -10 to +70°C; V_{DD} = 5 V ±5%; C_L = 100 pF

Parameter	Symbol	Min	Max	Unit	Conditions
X1 ↑ to \overline{RD} delay time	t _{DXRD}		55	ns	
X1 ↑ to \overline{WR} delay time	t _{DXWR}		55	ns	
Address set time (for \overline{RD} ↓)	t _{SAR}	t _{CYX} - 50		ns	
Address hold time (for \overline{RD} ↑)	t _{HRA}	5		ns	
\overline{RD} low-level width	t _{WR1}	t _{CYX} - 20		ns	When an instruction is read
	t _{WR2}	3t _{CYX} - 30		ns	Applies to high-speed access area
	t _{WR3}	7t _{CYX} - 30		ns	Applies to low-speed access area
Address set time (For \overline{WR} ↓)	t _{SAW}	t _{CYX} - 45		ns	
Address hold time (for \overline{WR} ↑)	t _{HWA}	5		ns	
\overline{WR} low-level width	t _{WW1}	3t _{CYX} - 50		ns	Applies to high-speed access area
	t _{WW2}	7t _{CYX} - 50		ns	Applies to low-speed access area
Data set time (for \overline{WR} ↑)	t _{SDW1}	3t _{CYX} - 100		ns	Applies to high-speed access area
	t _{SDW2}	7t _{CYX} - 100		ns	Applies to low-speed access area
\overline{WR} ↓ to data delay time	t _{DWD}	0		ns	
Data float time (for \overline{WR} ↑)	t _{FWD}	10	50	ns	
\overline{RD} , \overline{WR} recovery time	t _{RV}	t _{CYX} - 30		ns	At time of continuous operation

Host Interface Timing, Slave Mode (Figures 9, 10)

$T_A = -10$ to $+70^\circ\text{C}$; $V_{DD} = 5\text{ V} \pm 5\%$


Parameter	Symbol	Min	Unit
CS set time (for $\overline{\text{HRD}} \downarrow$)	t_{SCR}	0	ns
CS hold time (for $\overline{\text{HRD}} \uparrow$)	t_{HRC}	0	ns
$\overline{\text{HRD}}$ low-level width	t_{WHRD}	150	ns
CS set time (for $\overline{\text{HWR}} \downarrow$)	t_{SCW}	0	ns
CS hold time (for $\overline{\text{HWR}} \uparrow$)	t_{HWC}	0	ns
$\overline{\text{HWR}}$ low-level width	t_{WHWR}	150	ns
Data set time (for $\overline{\text{HWR}} \downarrow$)	t_{SIHW}	100	ns
Data hold time (for $\overline{\text{HWR}} \uparrow$)	t_{HHWI}	0	ns
$\overline{\text{HRD}}$, $\overline{\text{HWR}}$ recovery time	t_{HRV}	100	ns
$\overline{\text{HRD}}$, $\overline{\text{HWR}}$ hold time (for RQM \uparrow)	t_{HRH}	t_{CYX}	ns
P0, P1 set time (for X1 \uparrow)	t_{SPX}	t_{CYX}	ns
P0, P1 hold time (for X1 \uparrow)	t_{HXP}	t_{CYX}	ns

Switching Characteristics (Figures 9, 11)

$T_A = -10$ to $+70^\circ\text{C}$; $V_{DD} = 5\text{ V} \pm 5\%$; $C_L = 100\text{ pF}$

Parameter	Symbol	Min	Max	Unit
$\overline{\text{HRD}} \downarrow$ to data delay time	t_{DHRl}		100	ns
$\overline{\text{HRD}} \downarrow$ to data float time	t_{FHRl}	10	65	ns
X1 \uparrow to RQM \uparrow delay time	t_{DXRH}		100	ns
X1 \uparrow to RQM \downarrow delay time	t_{DXRL}		100	ns
$\overline{\text{HRD}}$, $\overline{\text{HWR}} \uparrow$ to RQM \downarrow delay time	t_{DHR}	$2t_{\text{CYX}}$ + 100		ns
X1 \uparrow to P2, P3 delay time	t_{DXP}		100	ns

Figure 1. Oscillation Circuit Diagram



Interrupt Reset Timing (Figure 12)

$T_A = -10$ to $+70^\circ\text{C}$; $V_{DD} = 5\text{ V} \pm 5\%$

Parameter	Symbol	Min	Unit
RESET low-level width	t_{RST}	$6t_{\text{CYX}}$	ns
NMI, INT hold time (for RESET \uparrow)	t_{HRNI}	$6t_{\text{CYX}}$	ns
NMI, INT low-level width	t_{INT}	$6t_{\text{CYX}}$	ns
NMI, INT recovery time	t_{RINT}	$6t_{\text{CYX}}$	ns

Serial Interface Timing (Figure 13)

$T_A = -10$ to $+70^\circ\text{C}$; $V_{DD} = 5\text{ V} \pm 5\%$

Parameter	Symbol	Min	Unit
SIEN, SI set time (for SCK \downarrow)	t_{SSIS}	55	ns
SIEN, SI hold time (for SCK \downarrow)	t_{HSSI}	30	ns
SOEN set time (for SCK \uparrow)	t_{SSES}	50	ns
SOEN hold time (for SCK \uparrow)	t_{HSSE}	30	ns
SIEN, SOEN recovery time	t_{SRV}	t_{CYS}	ns

3c

Switching Characteristics (Figures 14 - 16)

$T_A = -10$ to $+70^\circ\text{C}$; $V_{DD} = 5\text{ V} \pm 5\%$; $C_L = 100\text{ pF}$

Parameter	Symbol	Min	Max	Unit
SCK \downarrow to SORQ \uparrow delay time	t_{DSSQ}	30	150	ns
SOEN \downarrow to SO delay time	t_{DSESO}		60	ns
SOEN \uparrow to SO float time	t_{FSESO}	10	100	ns
SCK \uparrow to SO delay time	t_{DSHSO}		60	ns
SCK \downarrow to SO hold time	t_{HSHSO}	0		ns
SCK \downarrow to SO delay time	t_{DLSO}		60	ns
Switching Characteristics				
SCK \downarrow to SO float time (at time of SORQ \downarrow)	t_{FSSO}	10	100	ns

Figure 2. External Clock Connection Diagram




Figure 3. Switching Characteristics




Figure 4. Clock Input/Output





Figure 5. Instruction Read Operation (Master Mode Only)



3c

Figure 6. Data Read Operation





Figure 7. Data Write Operation



3c

Figure 8. Data Read/Write Operation




Figure 9. Host Read Operation




Figure 10. Host Write Operation





Figure 11. RQM Port



3c

Figure 12. Interrupt Reset Timing Chart






Figure 13. Serial In




83ML-6896B

Figure 14. Serial OUT 1 (SOEN Interrupt Control)




83ML-6896B

Figure 15. Serial OUT 2 ($\overline{\text{SOEN}}$ Control: $\overline{\text{SOEN}}$ Low AT SCK is Low Level



3c

Figure 16. Serial OUT 3 ($\overline{\text{SOEN}}$ Control: $\overline{\text{SOEN}}$ Low AT SCK is High Level




DATA FORMAT

The μPD77220 can process fixed-point data. Data is represented by a 2's complement, and the highest-order bit of fixed-point data indicates the sign. See figure 4. Table 3 shows the 24-bit fixed-point data format. Table 4 shows the 47-bit fixed point data.

Numeric data is processed in fixed-point data format, and the decimal point is positioned between the sign bit and the following bit.

Figure 17. Fixed-Point Data Format



63ML-6880A

Table 3. 24-Bit Fixed-Point Internal Data Format

Value	Binary Notation	Hexadecimal Notation	Conversion to Decimal Number
Maximum Positive Value	0111 1111	7FFFFFFH	$1.0 - 2^{-23} \approx 1.0$
	0111 1110	7FFFFFFH	$1.0 - 2^{-22}$
	:	:	:
Minimum Positive Value	0100 0000	40000H	$1.0 - 2^{-1} = 0.5$
	:	:	:
	0000 0001	000001H	$2^{-23} \approx 1.2 \times 10^{-7}$
Zero	0000 0000	000000H	0.0
Maximum Negative Value	1111 1111	FFFFFFH	$-(2^{-23}) \approx -1.2 \times 10^{-7}$
	:	:	:
	1100 0000	C0000H	$-(2^{-1}) = -0.5$
Minimum Negative Value	:	:	:
	1000 0001	800001H	$-1.0 + 2^{-23}$
	1000 0000	800000H	-1.0

Table 4. 47-Bit Fixed-Point Internal Data Format

Value	Binary Notation	Hexadecimal Notation	Conversion to Decimal Number
Maximum Positive Value	0111 1111	7FFFFFFFFFFE _H	$1.0 - 2^{-46} \approx 1.0$
	0111 1110	7FFFFFFFFFC _H	$1.0 - 2^{-45}$
	:	:	:
Minimum Positive Value	0100 0000	400000000000 _H	$1.0 - 2^{-1} = 0.5$
	:	:	:
	0000 0001	000000000002 _H	$2^{-46} \approx 1.4 \times 10^{-14}$
Zero	0000 0000	000000000000 _H	0.0
Maximum Negative Value	1111 1111	FFFFFFFFFFE _H	$-(2^{-46}) \approx -1.4 \times 10^{-14}$
	:	:	:
	1100 0000	C00000000000 _H	$-(2^{-1}) = -0.5$
Minimum Negative Value	:	:	:
	1000 0001	800000000002 _H	$-1.0 + 2^{-46}$
	1000 0000	800000000000 _H	-1.0

Conversion of data (47 bits) into hexadecimal format ranges from the highest-order bit (sign bit) to the lowest-order bit sequentially.

INSTRUCTIONS

All μPD77220 instructions consist of a 32-bit word. The instructions fall into three categories:

- Operation instructions
- Branch instructions
- Load instructions

Operation Instructions

An operation (OP) instruction is an ALU operation instruction where 22 different operations may be specified in the upper five bits. Figure 5 shows the bit format.

Pointer modifications may be specified in the CNT field. Transfers may also be specified within the SRC and DST fields of an OP instruction. When all fields are specified in an OP instruction, several different tasks are performed simultaneously.

OP Field. The 5-bit OP field specifies the operation type in the ALU. Table 5 lists the 22 types of operations it may contain.

CNT (Control) Field. The CNT field is 12 bits long and specifies a pointer, flag operation, register switch-over, data transfer format, and loop counter decrement.

The control field bit configuration is shown in figure 6. The field has 22 types of subfields. Table 6 describes the subfields.

Figure 18. Operation Instruction Format




Table 5. OP Field Specifications

Symbol	OP Field (31-27)	Operation
NOP	00000	No operation
INC	00001	Increment
DEC	00010	Decrement
ABS	00011	Absolute
NOT	00100	Not
NEG	00101	Negate
SHLC	00110	Shift left with carry for double precision
SHRC	00111	Shift right with carry for double precision
ROL	01000	Rotate left
ROR	01001	Rotate right
SHLM	01010	Shift left multiple (see note)
SHRM	01011	Shift right multiple (see note)
SHRAM	01100	Shift right arithmetic multiple (see note)
CLR	01101	Clear
ADD	10000	Add fixed-point data
SUB	10001	Subtract fixed-point data
ADDC	10010	Add fixed-point data with carry
SUBC	10011	Subtract fixed-point data with carry
CMP	10100	Compare
AND	10101	AND
OR	10110	OR
XOR	10111	Exclusive OR

Multiple value is in SVR or specification value of SHV bit.

Table 6. Control Field Specifications

Group	Field	Function	Effective
Interrupt	EM	Enables/disables maskable interrupt	→
	BM	Sets and clears maskable interrupt input flag	→
PSW	FIS	PSW control	*/-→
	FC	Switches over PSW0, PSW1	*
ROM pointer	RP	Rules ROM pointer count operations	→
	RPC	Specifies n value in ROM pointer operation	→
	RPS	Specifies low-order nine bits of data ROM address	→
RAM0/RAM1 pointers	M0	Specifies base pointer 0 and index register 0	→
	M1	Specifies base pointer 1 and index register 1	→
	DP0	Rules count operations of base pointer 0 and index register 0	→
	DP1	Rules count operations of base pointer 1 and index register 1	→
	BASE0	Specifies counter length of modulo counter base pointer 0	→
	BASE1	Specifies counter length of modulo counter counter base pointer 1	→
Data format conversion	WI	Specifies transfer format when working register is specified in the DST field	→
	WT	Specifies transfer format when working register is specified in the SRC field	→
Shift specification	SHV	Specifies amount of shift for 47-bit fixed-point data	*
Data memory access	RW	Specifies input/output operation for external memory	*
	EA	Address register increment and decrement	*/-→
General-purpose output port	P2	Controls signal output of pins with the same name	→
	P3	Controls signal output of pins with the same name	→
Loop counter	L	Loop counter decrement	*
Jump	NAL	Specifies unconditional jump address	*


* Effective starting with current instruction.
 → Effective starting with the next instruction.

P Field. The 2-bit P field (bits 14, 13) specifies the source of input to the register, which is used as an input to the ALU for operations requiring two operands. The internal data bus, MPY output, RAM0, or RAM1 can be specified. Table 7 shows the field specifications.

Table 7. P Field Specifications

Symbol	Bit 14	Bit 13	Input of P Register
IB	0	0	PU bus
M4	0	1	Multiplier output register (MPY output)
RAM0	1	0	RAM block 0
RAM1	1	1	RAM block 1

Figure 19. CNT Field Bit Configuration



83ML-6963A

Q Field. The 3-bit Q field (bits 12-10) specifies the source of input to the Q register, which is the second of two ALU input registers.

One of the working registers, WR0 to WR7, must be specified in the Q field. The result of the operation is placed in the working register specified in the Q field. Table 8 provides the Q field specifications.

Table 8. Q Field Specifications

Symbol	Bit 12	Bit 11	Bit 10	Register
WR0	0	0	0	Working register 0
WR1	0	0	1	Working register 1
WR2	0	1	0	Working register 2
WR3	0	1	1	Working register 3
WR4	1	0	0	Working register 4
WR5	1	0	1	Working register 5
WR6	1	1	0	Working register 6
WR7	1	1	1	Working register 7

SRC (Source) Field. The 5-bit SRC field (bits 9-5) holds the source register for a transfer instruction. Table 9 lists the 32 types of registers that may be specified in this field.

Table 9. SRC Field Specifications

Symbol	SRC Field (9-5)	Selected Source Register
NON	00000	Non-selection
RP	00001	ROM pointer
PSW0	00010	Program status word 0
PSW1	00011	Program status word 1
SVR	00100	SVR (shift value register)
SR	00101	Status register
LC	00110	Loop counter
STK	00111	Stack
M	01000	M register
ML	01001	Low 24 bits of M register
ROM	01010	Data ROM
TR	01011	Temporary register
AR	01100	Address register
SI	01101	Serial input register
DR	01110	Data register
DRS	01111	Data register for slave
WR0	10000	Working register 0
WR1	10001	Working register 1
WR2	10010	Working register 2
WR3	10011	Working register 3
WR4	10100	Working register 4
WR5	10101	Working register 5
WR6	10110	Working register 6
WR7	10111	Working register 7
RAM0	11000	RAM 0
RAM1	11001	RAM 1
BP0	11010	Base pointer 0
BP1	11011	Base pointer 1
IX0	11100	Index register 0
IX1	11101	Index register 1
K	11110	K register
L	11111	L register

Table 10. DST Field Specifications

Symbol	DST Field (4-0)	Selected Destination Register
NON	00000	Non-selection
RP	00001	ROM pointer
PSW0	00010	Program status word 0
PSW1	00011	Program status word 1
SVR	00100	SVR (shift value register)
SR	00101	Status register
LC	00110	Loop counter
STK	00111	Stack
LKR0	01000	L register (RAM 0 to K register)
KLR1	01001	K register (RAM 1 to L register)
TR	01011	Temporary register
AR	01100	Address register
SO	01101	Serial output register
DR	01110	Data register
DRS	01111	Data register for slave
WR0	10000	Working register 0
WR1	10001	Working register 1
WR2	10010	Working register 2
WR3	10011	Working register 3
WR4	10100	Working register 4
WR5	10101	Working register 5
WR6	10110	Working register 6
WR7	10111	Working register 7
RAM0	11000	RAM 0
RAM1	11001	RAM 1
BP0	11010	Base pointer 0
BP1	11011	Base pointer 1
IX0	11100	Index register 0
IX1	11101	Index register 1
K	11110	K register
L	11111	L register

DST (Destination) Field. The DST field (bits 4-0) is 5 bits long and specifies the destination register for a transfer instruction. Table 10 lists the 31 destinations that may be specified in the DST field.

Branch Instructions

Branch instructions specify a conditional jump, an unconditional jump, subroutine call, or return. The format of the branch instruction, consisting of five fields, is shown in figure 7.

Note that the SRC and DST fields may be included as part of the branch instruction. This data transfer will take place regardless of any condition upon which a jump may be dependent.

B Field. This field (bits 31-28) indicates a branch instruction. The value of this field is always 1101.

C Field. This 5-bit field (bits 14-10) indicates the nature of the branch instruction. Table 11 summarizes the branch conditions that can be specified.

NA Field. The destination address of the branch is contained in the 13-bit NA field (bits 27-15). Note that the most significant bit of the NA field is used to determine whether the destination address is in internal or external instruction memory.

SRC Field. The SRC field (bits 9-5) specifies a type of source register for a transfer instruction. There are 32 possible types.

DST Field. The DST field (bits 4-0) indicates the type of destination register to be used for a transfer instruction. There are 31 possible types.

Load Instructions

The load instruction consists of three fields as shown in figure 8. This instruction loads 24-bit data specified in the IM field into the register specified in the DST field. The data is input to each register through the main bus.

The value of the LDI field is always 111.

Figure 20. Branch Instruction Format




Figure 21. Load Instruction Format




Table 11. Branch Condition Summary

Symbol	C Field (14-10)	Jump with Condition
JMP	00000	Jump with no condition
CALL	00001	Subroutine call
RET	00010	Return
JNZRP	00011	Jump if ROM pointer is not zero
JZ0	00100	Jump if zero flag 0 is set
JNZ0	00101	Jump if zero flag 0 is reset
JZ1	00110	Jump if zero flag 1 is set
JNZ1	00111	Jump if zero flag 1 is reset
JC0	01000	Jump if carry flag 0 is set
JNC0	01001	Jump if carry flag 0 is reset
JC1	01010	Jump if carry flag 1 is set
JNC1	01011	Jump if carry flag 1 is reset
JS0	01100	Jump if sign flag 0 is set
JNS0	01101	Jump if sign flag 0 is reset
JS1	01110	Jump if sign flag 1 is set
JNS1	01111	Jump if sign flag 1 is reset
JV0	10000	Jump if overflow flag 0 is set
JNV0	10001	Jump if overflow flag 0 is reset
JV1	10010	Jump if overflow flag 1 is set
JNV1	10011	Jump if overflow flag 1 is reset
JNFSI	10110	Jump if SI register is not full
JNESO	10111	Jump if SO register is not empty
JIP0*	11000	Jump if input port 0 is on
JIP1*	11001	Jump if input port 1 is on
JNZIX0	11010	Jump if index register 0 is nonzero
JNZIX1	11011	Jump if index register 1 is nonzero
JNZBP0	11100	Jump if base pointer 0 is nonzero
JNZBP1	11101	Jump if base pointer 1 is nonzero
JRDY	11110	Jump if ready is on
JRQM*	11111	Jump if request for master is on

* Valid for slave mode only.

PROM INTERFACE

The μPD77P220 has a PROM—one-time programmable (OTP) or ultraviolet erasable (UVE)—consisting of a 2K-word x 32-bit instruction ROM and a 1K-word x 24-bit data ROM.

The 32-bit instruction words and 24-bit data words require special byte addresses because data is written to and read from the PROM in 8-bit bytes. Figure 22 shows the special byte addresses assigned to the data ROM (2000H to 2003H).

Each internal word address for the data ROM is equivalent to three byte addresses used by external devices plus one dummy byte address. For example, in figure 23, the internal word address 0H corresponds to 3 byte addresses (2001H to 2003H) plus one dummy byte address (2000H).

Figure 22. Instruction ROM Memory Map





Figure 23. Data ROM Memory Map



UVEPROM Erasure

Data in the UVEPROM can be erased by exposure to light with a wavelength shorter than 400 nm. Usually, ultraviolet light with a 254-nm wavelength is used. The erasure process, which sets all data bits to 1's, must take place before data is programmed to a UVEPROM.

The total light quantity required to completely erase the written data is 15Ws/cm², equivalent to exposure to a UV lamp with a rating of 12,000 μW/cm² for about 20 minutes. A longer time may be necessary due to factors such as the age of the UV lamp and stains on the package window. The window must be positioned within 1 inch of the UV lamp.

If the UVEPROM is exposed to direct sunlight or fluorescent light for a long time, the data might be destroyed. To prevent this, mask the window with a cover of film after the erasure process.

Data Programming Procedure

This section describes how to program the PROM. Table 12 shows the reassigned pin functions when in PROM program/read mode. Figure 24 shows the on-chip PROM program timing.

Since no PROM cell exists for the data ROM dummy byte addresses, set the dummy byte addresses to FFH, the default data for normal programming. The data programming procedure is as follows:

- Enter PROM program mode by applying +12.5 ±0.5 V to the SIEN/PROG PIN, +6 V to the V_{DD} pin, and +12.5 ±0.3 V to the V_{PP} pin.
- Specify the desired ROM byte address from the address input pins A₀ - A₁₃.
- Program the data on the data bus (D₀ - D₇) by applying 0 to the \overline{CE} pin and 1 to the \overline{OE} pin. (Program mode.)
- Output programmed data to the data bus (D₀ - D₇) by applying 0 to the \overline{OE} pin and 1 to the \overline{CE} pin. (Program verify mode.)
- Repeat steps 2 through 4 to a maximum of 25 times until the data is properly written to the specified address.
- After verifying that the data has been properly programmed, apply an additional overprogram pulse by setting \overline{OE} to 1 (clear \overline{CE} to 0). The overprogram pulse width is determined by multiplying the initial pulse width by 3X ms, where X equals the number of times steps 3 and 4 were repeated.

The above procedure completes writing one byte of data. If steps 2 to 4 have been repeated more than 25 times and the data has not programmed properly, the μPD77P220 is defective.

Table 12. Pin Functions for PROM

Program Mode	Normal M/S Mode	Function
A ₀ - A ₈	A ₀ - A ₈	Input address pins (viewed from external device) for programming/reading PROM
A ₉	$\overline{\text{INT}}$	(instruction ROM and data ROM).
A ₁₀	A ₁₀	
A ₁₁	A ₁₁	
A ₁₂	AX	
A ₁₃	A ₉	
D ₀ - D ₇	D ₀ - D ₇	Input/output data pins for PROM (instruction ROM and data ROM).
$\overline{\text{CE}}$	D ₂₅ / $\overline{\text{HWR}}$	PROM program strobe signal (active low)
$\overline{\text{OE}}$	D ₂₄ / $\overline{\text{HRD}}$	PROM read strobe signal (active low)
V _{PP}	V _{PP}	Power pin to read or program PROM; apply +12.5 V for programming and +5 V for reading.
V _{DD}	V _{DD}	Power pin; apply +6 V for programming and +5 V for reading.
GND	GND	Ground terminals
PROG	SIEN	Sets PROM program or read mode; apply +12.5 V to set PROM program/read mode.

Data Reading Procedure

This section describes the data reading procedure. Figure 25 shows the on-chip PROM read timing. The programming procedure is as follows:

- (1) Enter the PROM read mode by applying +12.5 ±0.5 V to SIEN/PROG pin, +5 V to the V_{DD} pin, and +5 V to the V_{PP} pin.
- (2) Specify the desired ROM byte address from the address input pins A₀ - A₁₃.
- (3) Output data to the data bus (D₀ - D₇) by clearing $\overline{\text{OE}}$ and $\overline{\text{CE}}$ to 0.

μPD77220, 77P220

PROM ELECTRICAL SPECIFICATIONS

This section lists the electrical specifications of the μPD77P220 while in PROM program/read mode.

Data Program Timing Requirements

$T_A = 25 \pm 5^\circ\text{C}$; $V_{DD} = 6 \pm 0.25\text{ V}$; $V_{PP} = 12.5 \pm 0.3\text{ V}$; $V_{PROG} = 12.0 \pm 0.5\text{ V}$

Parameter	Symbol	Min	Typ	Max	Unit
$\overline{\text{CE}}$ setup time for $\overline{\text{SIEN/PROG}}$	t_{SRSCe}	2			μs
$\overline{\text{CE}}$ setup time for address	t_{SAC}	2			μs
$\overline{\text{CE}}$ setup time for data	t_{SDC}	2			μs
$\overline{\text{CE}}$ setup time for V_{PP}	t_{SVPC}	2			μs
$\overline{\text{CE}}$ setup time for V_{DD}	t_{SVDC}	2			μs
$\overline{\text{OE}}$ setup time for data	t_{SDO}	2			μs
Address hold time	t_{HCA}	2			μs
Data hold time	t_{HCD}	2			μs
Initial program pulse width	t_{WCD}	0.95	1.0	1.05	ms
Overprogram pulse width	t_{WC1^*}	2.85		78.75	ms

* $t_{\text{WC1}} = 3nt_{\text{WCO}}$ assuming initial program pulse is applied n times.

Data Program Switching Characteristics

$T_A = 25 \pm 5^\circ\text{C}$; $V_{DD} = 6 \pm 0.25\text{ V}$; $V_{PP} = 12.5 \pm 0.3\text{ V}$; $V_{PROG} = 12.0 \pm 0.5\text{ V}$

Parameter	Symbol	Min	Typ	Max	Unit
$\overline{\text{OE}}$ to output float time	t_{FOD}	0		130	ns
$\overline{\text{OE}}$ to output delay	t_{DODW}			250	ns

Data Program Read Timing Requirements

$T_A = 25 \pm 5^\circ\text{C}$; $V_{DD} = V_{PP} = 5 \pm 0.5\text{ V}$; $V_{PROG} = 12.0 \pm 0.5\text{ V}$


Parameter	Symbol	Min	Typ	Max	Unit
$\overline{\text{CE}}$ setup time for $\overline{\text{SIEN/PROG}}$	t_{SRSCe}	2			μs
$\overline{\text{OE}}$ setup time for $\overline{\text{SIEN/PROG}}$	t_{SRSoE}	2			μs

Data Read Switching Characteristics

$T_A = 25 \pm 5^\circ\text{C}$; $V_{DD} = V_{PP} = 5 \pm 0.5\text{ V}$; $V_{PROG} = 12.0 \pm 0.5\text{ V}$


Parameter	Symbol	Min	Typ	Max	Unit
Address to output delay	t_{DAD}			200	ns
$\overline{\text{CE}}$ to output delay	t_{DCD}			200	ns
$\overline{\text{OE}}$ to output delay	t_{DODR}			100	ns
$\overline{\text{OE}}$ to high to output float	t_{FCD}	0		65	ns
Address to output hold	t_{HAD}	0			ns

Figure 24. On-Chip PROM Program Timing



3c

Figure 25. On-Chip PROM Read Timing



Description

The μPD77230A Digital Signal Processor (DSP) is the high-end member of a new third-generation family of 32-bit DSPs. This CMOS chip implements 32-bit full floating-point arithmetic, and is intended for digital signal processing and other applications requiring high speed and high precision.

The μPD77230A has on-chip instruction and data ROM. These ROM areas can be mask ROM (μPD77230AR) or EPROM (μPD77P230R). The mask ROM is also available as a standard part with a standard, general-purpose DSP library (μPD77230AR-003).

All instructions execute in one instruction cycle. The μPD77230A executes a 32-bit by 32-bit floating-point multiply with 55-bit product, sum of products, data move, and multiple data pointer manipulations—all in one 150-ns instruction cycle.

Note: Unless contextually excluded, references in this data sheet to μPD77230 mean μPD77230A and μPD77P230.

Features

- Fast instruction cycle: 150 ns using 13.3-MHz clock
- All instructions execute in one cycle
- 32- x 32-bit floating-point arithmetic
- Large on-chip memory (32-bit words)
 - 1K data RAM (two 512-word blocks)
 - 1K data coefficient ROM
 - 2K instruction ROM
- 8K- x 32-bit external memory; 4K may be instruction memory
- 1.5-μm CMOS technology
- 32-bit internal bus
- 55-bit ALU bus
- Dedicated internal buses for RAM, multiplier, and ALU
- Eight accumulators/working registers (55 bits)
- 47-bit bidirectional barrel shifter
- Two independent data RAM pointers
- Modulo 2ⁿ incrementing for circular RAM buffers
- Base and index addressing of internal RAM
- Data ROM capable of 2ⁿ incrementing
- Loop counter for repetitive processing

- Eight-level stack accessible to internal bus
- Two interrupts: maskable and nonmaskable (NMI)
- Serial I/O (4 MHz)
- Master/slave mode operation
- Three-stage instruction pipeline
- Single +5-volt power supply
- Approximately 1.2 watts

Ordering Information

Part Number	ROM	Package Type
μPD77230AR	Mask ROM	68-pin ceramic PGA
μPD77230AR-003	Mask ROM (Standard library)	
μPD77P230R	EPROM	

3d

Applications


- General-purpose digital filtering (FIR, IIR, FFT)
- High-speed data modems
- Adaptive equalization (CCITT)
- Echo cancelling
- High-speed controls
- Image processing
- Graphic transformations
- Instrumentation electronics
- Numerical processing
- Speech processing
- Sonar/radar signal processing
- Waveform generation

Floating-Point Performance Benchmarks

Second-order digital filter (biquad)	0.9 μs
32-tap finite impulse response filter	5.25 μs
Fast Fourier transform (FFT)	
32-point complex (radix 2)	0.15 ms
512-point complex FFT	4.7 ms
1024-point complex FFT	11.78 ms
4096-point complex FFT	69.51 ms
Square root	6.0 μs

Pin Configuration

68-Pin Ceramic PGA



Pin Identification

No.	Master	*Slave	No.	Master	*Slave
A2	A ₇		F10	D ₂₃	I/O ₁₅
A3	A ₉		F11	NC (No connection)	
A4	A ₁₀		G1	D ₇	
A5	A _X		G2	D ₆	
A6	D ₈	I/O ₀	G10	D ₂₄	HRD
A7	D ₁₀	I/O ₂	G11	D ₂₅	HWR
A8	D ₁₁	I/O ₃	H1	D ₅	
A9	D ₁₂	I/O ₄	H2	D ₄	
A10	D ₁₅	I/O ₇	H10	D ₂₆	CS
B1	A ₆		H11	D ₂₇	RQM
B2	A ₅		J1	D ₃	
B3	A ₈		J2	D ₂	
B4	GND		J10	D ₂₈	P0
B5	A ₁₁		J11	D ₂₉	P1
B6	V _{DD}		K1	D1	
B7	D ₉	I/O ₁	K2	SORQ	
B8	GND		K3	SICK	
B9	D ₁₃	I/O ₅	K4	V _{DD}	
B10	D ₁₄	I/O ₆	K5	SOEN	
B11	D ₁₆	I/O ₈	K6	GND	
C1	A ₄		K7	WR	
C2	A ₃		K8	V _{DD}	
C10	D ₁₇	I/O ₉	K9	X2	
C11	D ₁₈	I/O ₁₀	K10	D ₃₀	P2
D1	A ₂		K11	D ₃₁	P3
D2	A ₁		L2	D ₀	
D10	D ₁₉	I/O ₁₁	L3	SOCK	

Pin Identification (cont)

No.	Master	*Slave	No.	Master	*Slave
D11	D ₂₀	I/O ₁₂	L4	SO	
E1	A ₀		L5	SI	
E2	M/S		L6	SIEN	
E10	D ₂₁	I/O ₁₃	L7	RESET	
E11	D ₂₂	I/O ₁₄	L8	RD	
F1	INT		L9	CLKOUT	
F2	NMI		L10	X1	

* If not specified, slave-mode pins are the same in master-mode.

Pin Function Summary

Symbol	I/O	Function
A ₀ - A ₁₁	O	Address bus to external memory
A _X	O	Highest bit of memory address
CLKOUT	O	Internal system clock
CS	I	Chip select
D ₀ - D ₇	I/O*	Data bus for access to external memory in slave mode.
D ₀ - D ₃₁	I/O*	Data bus for access to external memory (data or instruction) in master mode.
GND		Ground (Connect ground to all GND pins.)
HRD	I	Host CPU read
HWR	I	Host CPU write
I/O ₀ - I/O ₁₅	I/O*	Port to host CPU data bus
INT	I	Maskable interrupt
NMI	I	Nonmaskable interrupt
M/S	I	Operation mode select
P0, P1	I	General-purpose input port
P2, P3	O	General-purpose output port
RD	O	Controls data read from external memory
RESET	I	System reset
RQM	O	Data read/write request
SI	I	Serial input data
SICK	I/O	Clock for serial input data
SIEN	I	Serial input data enable
SO	O*	Serial output data
SOCK	I/O	Clock for serial output data
SOEN	I	Serial output data enable
SORQ	O	Serial output request
V _{DD}		+5-volt power (Connect +5 V to all V _{DD} pins.)
WR	O	Controls data write to external memory
X1, X2	I	External clock (X1) or crystal (X1, X2)

* These pins have a high-impedance inactive state.

PIN FUNCTIONS

Paragraphs below supplement the brief descriptions in the preceding table. Pin symbols are in alphabetical order within several master and slave mode categories.

Master and Slave Modes

CLKOUT (System Clock). Outputs internal system clock. Output signal frequency is half the oscillation frequency of crystal connected across X1 and X2 pins.

$\overline{\text{INT}}$ (Maskable Interrupt). Inputs maskable interrupt signal, which is active-low and must be at least three system clock pulses wide. Interrupt signal is detected at falling edge. Interrupt address is 100H.

M/S (Mode Select). Selects operation mode. Operation mode must not be switched during operation, however. Master = 0; slave = 1.

$\overline{\text{NMI}}$ (Nonmaskable Interrupt). Inputs nonmaskable interrupt signal, which is active-low and must be at least three system clock pulses wide. Interrupt signal is detected at falling edge. Interrupt address is 10H.

$\overline{\text{RESET}}$ (System Reset). Inputs internal system reset signal, which is active-low and must be at least three system clock pulses wide.

SI (Serial Input Data). Inputs serial data synchronized with falling edge of SICK.

SICK (Serial Input Clock). Inputs or outputs clock for serial input data. Serial data is internally latched at the falling edge of the clock that is input to or output from this pin. Whether the clock is to be input from an external source or the internal clock is to be output is determined by the status register setting.

$\overline{\text{SIEN}}$ (Serial Input Enable). Enables SI pin to input serial data. This pin is active-low.

SO (Serial Output Data). Outputs serial data synchronized with rising edge of SOCK pin. When inactive, this pin becomes high impedance.

SOCK (Serial Output Clock). Inputs or outputs clock for serial output data. The serial output data is synchronized with the clock that is input to or output from this pin. Whether the clock is to be input from an external source or the internal clock is to be output is determined by the status register setting.

$\overline{\text{SOEN}}$ (Serial Output Enable). Enables SO pin to output serial data. This pin is active-low.

SORQ (Serial Output Request). Outputs serial output request signal, which is active-high. When data is ready

in the serial output register, this signal becomes 1. It will become 0 after data has been output.

X1, X2 (External Clock). Connection to external oscillator crystal (X1, X2) or external clock (X1).

Master Mode, External Memory Interface

$A_0 - A_{11}$ (Address Bus). Address bus for access to external memory. When accessing external instruction memory, the lower 12 bits of the program counter are output to these pins. When accessing external data memory, the lower 12 bits of the external address register are output to these pins.

A_X (Highest Address Bit). Outputs the highest bit of the memory address. When accessing external instruction memory, the highest bit of the program counter (PC_{12}) is output to this pin. When accessing external data memory, the highest bit of the external address register is output to this pin. High-speed memory area = 0; low-speed memory area = 1.

$D_0 - D_{31}$ (Data Bus). These pins form a 32-bit, three-state data bus for external memory (data or instruction).

$\overline{\text{RD}}$ (Data Read). Controls data read from external memory. This signal becomes 0 after the output address is valid, and data is input at the rising edge to the data port formed by pins D_0 to D_{31} .

$\overline{\text{WR}}$ (Data Write). Controls data write to external memory. This signal becomes 0 after the output address is valid and data is output to the data port formed by pins D_0 to D_{31} .

Slave Mode, External Memory Interface

$A_0 - A_{11}$ (Address Bus). Address bus for accessing external memory. When accessing external data memory, the lower 12 bits of the external address register are output to these pins.

A_X (Highest Address Bit). When accessing external data memory, the highest bit of the external address register is output to this pin. High-speed memory area = 0; low-speed memory area = 1.

$D_0 - D_7$ (Data Bus). These pins form an 8-bit, three-state data bus for external data memory access. Data may be transferred in one of four formats (1-, 2-, 3-, or 4-byte words), depending on the status register setting.

$\overline{\text{RD}}$ (Data Read). Controls data read from external memory. This signal becomes 0 after the output address is valid, and data is input at the rising edge to the data port formed by pins D_0 to D_7 .

WR (Data Write). Controls data write to external memory. This signal becomes 0 after the output address is valid, and data is output to the data port formed by pins D₀ to D₇.

Slave Mode, Host CPU Interface

CS (Chip Select). Active-low chip select input signal. When this pin becomes 0, the host CPU may perform read/write operations on the 16-bit port formed by pins I/O₀ to I/O₁₅.

HRD (Host CPU Read). Active-low host read input signal. In conjunction with CS, this signal allows the host CPU to read data from the DRS register via the 16-bit port formed by pins I/O₀ to I/O₁₅.

HWR (Host CPU Write). Active-low host write input signal. In conjunction with CS, this signal allows the host CPU to write data into the DRS register via the 16-bit port formed by pins I/O₀ to I/O₁₅.

I/O₀ - I/O₁₅ (Data Port). These pins form an I/O port to the host CPU bidirectional data bus. It is used for input to or output from the DRS register under control of host CPU signals CS, HWR, and HRD. Data transfer format can be specified in the status register as either a 16-bit or a 32-bit transfer.

RQM (Read/Write Request). Requests host CPU to read or write data via the host CPU data bus.

Slave Mode, I/O Port

P0, P1 (Input Port). These pins form a general-purpose input port. Status of either of these pins may be tested by a conditional branch instruction.

P2, P3 (Output Port). These pins form a general-purpose output port. Data output by these pins can be set directly by an instruction and will be retained until explicitly changed.

FUNCTIONAL DESCRIPTION

Figure 1 is the functional block diagram of the μPD77230 in its master mode configuration. The main internal bus (32 bits) ties together all the functional blocks of the μPD77230, including the ALU area. The 55-bit processing unit (PU) bus links the ALU input to the 55-bit multiplier output register and the eight 55-bit working registers. Thus, the full 55 bits of precision can be maintained during extensive calculations.

In addition to the main bus and the PU bus, there is a sub-bus linking each of the two RAM areas to both the ALU input and the multiplier input registers. This allows simultaneous loading of the multiplier input registers in

parallel with ALU operations and in parallel with data transfer operations, which make use of the main bus. There is a sub-bus connecting the ALU input to the 55-bit multiplier output and another sub-bus that can route the working registers' contents back to the ALU input.

Architecture

The μPD77230 has a Harvard architecture with separate memory areas for program storage and data storage as well as separate multiple buses. A three-stage instruction execution pipelining scheme performs instruction fetch and execution in parallel. All instructions are executed in a single cycle, even if the instruction is stored in the external instruction memory expansion area.

Instruction Memory

The μPD77230 has an internal instruction ROM that holds 2K 32-bit instruction words. An additional 4K-word external memory expansion is also available. A 13-bit program counter (PC) contains the current instruction address; the most significant bit of the PC determines whether on-chip or external instructions are to be fetched. An eight-level stack holds subroutine and interrupt return addresses, and it is accessible to/from the main internal bus.

Data Memory

The data ROM area on the μPD77230 holds 1K 32-bit words. The ROM pointer (RP) contains the current ROM address, which can also be specified within an instruction field. The ROM pointer has auto-increment and auto-decrement features and an add 2ⁿ to the RP option.

There are two separate and independently addressable data RAM areas, each 512 words by 32 bits. Each RAM area can be addressed by a base register, an index register, or the sum of the two. The base register and/or the index register may be incremented, decremented, or cleared. In addition, the base pointer can operate in a modulo count mode, and the index register contents may be replaced by the sum of the index and base registers.

Data memory may be expanded by the addition of 8K words of external memory. External data memory is divided into a high-speed half, which is accessed in two instruction cycles, and a low-speed half, which is accessed in four instruction cycles. Both high-speed and low-speed memory accesses occur in parallel with normal program execution.

Multiplier and ALU

The floating-point multiplier has two 32-bit input registers, called the K and L registers, which are accessible both to and from the main bus. The multiplier produces the 55-bit product of the K and L register contents automatically in a single instruction cycle (there is no multiply instruction). The 55-bit result is stored in the M register in 8-bit exponent, 47-bit mantissa format. The contents of the M register can be transferred to the main bus (32 bits) or to the ALU via the processing unit bus (55 bits). The multiplier consists of a 24- by 24-bit fixed-point multiplier and an exponent adder, so that it can also be used for fixed-point multiplications.

The 55-bit floating-point ALU is capable of a full set of arithmetic and logical operations (see Instruction Set section). There is a 47-bit bidirectional barrel shifter, which can perform general-purpose shifting in addition to the mantissa alignments required for floating-point arithmetic. A separate exponent ALU (EAU) determines shift values in floating-point work. The ALU status is reflected in one of two identical processor status words (PSW) that contain carry, zero, sign, and overflow flags. The results of the ALU operation are stored in one of eight 55-bit accumulators or "working registers."

There are two 55-bit input registers to the ALU called the P register and the Q register. The Q register input is selected from one of the eight working registers, while the P register input is selected from among the 32-bit main bus, data RAM 0, data RAM 1, and the 55-bit M register.

A loop counter is included in the design of the μPD77230. This loop counter is a 10-bit register, attached to the main bus, which can be decremented by a control bit built into an ordinary ALU instruction. When the loop counter is decremented to zero, the instruction following the one that decremented it will be skipped.

System Control

The master system clock may be provided to the μPD77230 via either an external crystal or an already available clock signal. The internal clock of the μPD77230 contains two phases and is obtained by dividing the master clock frequency by 2. If desired, the serial input and output clocks can be derived from the master clock by dividing it by 8.

Both a maskable and nonmaskable interrupt are available in the μPD77230. The maskable interrupt can be "memorized," so that if an interrupt occurs while it is in the interrupt disabled condition, then it may be acted

upon (or disregarded) at a later time. The status of the interrupts and other aspects of the μPD77230 are determined by or reflected in the 20-bit status register.

Serial I/O

The serial input and output circuitry in the μPD77230 is designed for easy interfacing to codecs and other μPD77230s. The input and output circuits are independently clocked by either an internal clock or an external clock up to 4 MHz. The length of the serial input and output data words can be independently programmed to be 8, 16, 24, or 32 bits.

The parallel I/O capabilities in the μPD77230 can be used for external instruction and data memory expansion and for interaction with a host processor. The difference between master mode and slave mode operation must be defined to further discuss the nature of the parallel interface in the μPD77230.


Master/Slave Modes

The master mode parallel interface is shown in figure 1. In this mode, the μPD77230 is intended to act as a standalone processor with the parallel interface allowing access to external memory, memory-mapped I/O devices, and/or a system-level bus. Master mode operation allows for external instruction memory expansion and external data memory expansion. There is an 8K external memory space. The lower 4K can be shared between instructions and data, while the upper 4K can be used for data only.

The slave mode parallel interface is shown in figure 2. In this mode, the μPD77230 is a "peripheral" to a host processor. The full 8K external memory space is available for data memory expansion, but instruction memory expansion is not allowed in slave mode. The 8-bit external data bus is used to assemble words in the data register (DR), which can be 8, 16, 24, or 32 bits wide. Communication with the host occurs across the 16-bit host data bus. Word lengths of 16 or 32 bits can be transferred between the μPD77230 and the host. Four pins can be used in slave mode as general-purpose I/O ports: two input pins and two output pins.


Figure 3 shows the functional pin groups in master mode and slave mode.

Figure 1. Master Mode Block Diagram




83FM-8012B

Figure 2. Slave Mode Block Diagram



3d

Figure 3. Functional Pin Groups



INSTRUCTION SET

All μPD77230 instructions consist of a single 32-bit word. Figure 4 shows the bit format for the three basic types of instructions.

OP Type Instruction

This is an ALU operation instruction where 26 different operations may be specified in the upper five bits (figure 4). Pointer modifications may be specified in the CNT field. Transfers may also be specified within an OP instruction by use of the SRC and DST fields. When all fields are specified in an OP instruction, several different tasks are performed at once. The high five bits make up the OP field, summarized in table 1.

Table 2 summarizes the effect on bits in the PSW resulting from ALU operations.

Control Field (CNT)

This 12-bit field contains specifications for control modes and pointer modifications. Figure 5 summarizes the bit field format, table 3 summarizes the function of CNT field groups, and table 4 summarizes the function of each mnemonic within the 23 groups. Table 5 shows the possible combinations of control field instructions according to the 15 lines in the table on figure 5; for example, case 1 includes the M0, M1, DP0, and DP1 instructions.

Figure 4. Instruction Type Formats




Table 1. OP Field Specifications

Mnemonic	OP Field (31-27)	Operation
NOP	00000	No operation
INC	00001	Increment
DEC	00010	Decrement
ABS	00011	Absolute value
NOT	00100	Not-one's complement
NEG	00101	Negate-two's complement
SHLC	00110	Shift left with carry
SHRC	00111	Shift right with carry
ROL	01000	Rotate left
ROR	01001	Rotate right
SHLM	01010	Shift left multiple
SHRM	01011	Shift right multiple
SHRAM	01100	Shift right arithmetic multiple
CLR	01101	Clear
NORM	01110	Normalize
CVT	01111	Convert floating point format
ADD	10000	Fixed-point add
SUB	10001	Fixed-point subtract
ADDC	10010	Fixed-point add with carry
SUBC	10011	Fixed-point subtract with borrow
CMP	10100	Compare (floating-point)
AND	10101	Logical AND
OR	10110	Logical OR
XOR	10111	Logical exclusive OR
ADDF	11000	Floating-point add
SUBF	11001	Floating-point subtract

Table 2. Effects of ALU Operations on PSW Flags (cont)

ALU Operation	Contents of PSW				
	OVFE	C	Z	S	OVFM
SHRM	*	0	\$	\$	0
SHRAM	*	0	\$	\$	0
CLR	0	0	1	0	0
NORM (NORM.)	\$	0	\$	\$	0
(ROUNDING)	\$	\$	\$	\$	\$
(FLT-FIX)	*	0	\$	\$	\$
(FIX M.A.)	*	0	\$	\$	\$
CVT	X	0	\$	\$	0
ADD	*	\$	\$	\$	\$
SUB	*	\$	\$	\$	\$
ADDC	*	\$	\$	\$	\$
SUBC	*	\$	\$	\$	\$
CMP	\$	\$	\$	\$	\$
AND	*	0	\$	\$	0
OR	*	0	\$	\$	0
XOR	*	0	\$	\$	0
ADDF	\$	\$	\$	\$	\$
SUBF	\$	\$	\$	\$	\$

3d

- \$ Flag will be affected by result of operation.
- 0 Flag will be reset to 0.
- 1 Flag will be reset to 1.
- * Previous condition of flag will be preserved.
- + If original mantissa was 80---0H, OVFM = 1 after operation.

Table 2. Effects of ALU Operations on PSW Flags

ALU Operation	Contents of PSW				
	OVFE	C	Z	S	OVFM
NOP	*	*	*	*	*
INC	*	\$	\$	\$	\$
DEC	*	\$	\$	\$	\$
ABS	*	\$	\$	0	\$+
NOT	*	0	\$	\$	0
NEG	*	\$	\$	\$	\$+
SHLC	*	\$	\$	\$	0
SHRC	*	\$	\$	\$	0
ROL	*	0	*	\$	0
ROR	*	0	*	\$	0
SHLM	*	0	\$	\$	0

Figure 5. Control Field Bit Format




Table 3. Control Field Function Summary

Group	Field	Function	Effective
Interrupt	EM, BM	Enable and disable maskable interrupt, and control interrupt memorization.	→
PSW	FIS	PSW control (select and clear)	*
	FC	Select other PSW	*
Data ROM pointer	RP	Controls ROM pointer operation	→
	RPC	Specifies n value for special manipulation of ROM pointer	→
	RPS	Specifies 9 lower bits of data ROM address	→
Data RAM0 and RAM1 pointers	M0	Specifies RAM0 addressing mode	→
	M1	Specifies RAM1 addressing mode	→
	DP0	Controls modification of base pointer 0 and index register 0	→
	DP1	Controls modification of base pointer 1 and index register 1	→
	BASE0	Specifies counter length of modulo count operation of base pointer 0	→
	BASE1	Specifies counter length of modulo count operation of base pointer 1	→
Data format conversion	FD	Controls conversion mode for floating point CVT.	*
	WI	Controls transfer format when working register is specified in DST field.	→
	WT	Controls transfer format when working register is specified in SRC field.	→
Normalization specification	NF	Specifies normalization, normalization with rounding, floating-point to fixed-point conversion, or digit alignment.	*
Shift specification	SHV	Controls amount of shift for 47-bit mantissa	*
Data memory access	RW	Specifies read/write operation for external memory.	*
	EA	Increments or decrements external address register	*
General-purpose output port	P2	Controls state of P2 pin	→
	P3	Controls state of P3 pin	→
Loop counter	L	Decrements loop counter	→
Jump	NAL	Specifies unconditional local jump address	*

* Effective starting with current instruction.

→ Effective starting with next instruction.

Table 4. Control Field Mnemonic Summary

Operation	Mnemonic	Code
EM, BM Field (19-17)		
Maskable interrupt	EM	BM
No operation	(NOP)	(NOP) 0 0 0
Clear booking flag	(NOP)	CLBMB 0 0 1
Set booking flag	(NOP)	SETBM 0 1 0
Interrupt disabled	DI	(NOP) 0 1 1
Interrupt enabled	EI	(NOP) 1 0 0
Interrupt enabled and clear booking flag	EI	CLRM 1 0 1
Interrupt enabled and set booking flag	EI	SETBM 1 1 0
Use prohibited	—	— 1 1 1
* Default: interrupt disabled and clear booking flag. * Writing (NOP) is not necessary, just useful for remembering the available combinations and their effects.		
FIS Field (21-19)		
Flag initialize and select		
No operation	(NOP)	0 0 0
Specify PSW 0 for operation (default)	SPCPSW0	0 0 1
Specify PSW 1 for operation	SPCPSW1	0 1 0
Clear PSW 0	CLRPSW0	100
Clear PSW 1	CLRPSW1	101
Clear PSW 0 and PSW 1	CLRPSW	110
FC Bit (15)		
Flag change operation		
No operation	(NOP)	0
Exchange PSW for operation	XCHPSW	1
RP Field (22, 21)		
ROM pointer modification		
No operation	(NOP)	00
Increment ROM pointer	INCRP	01
Decrement ROM pointer	DECRP	10
Increment specified bit of ROM pointer (that is, add 2 ^N)	INCBRP	11
RPC Field (21-18)		
Specify N for adding 2 ^N to ROM pointer *imm (= n) is 0 through 9	BITRP imm	(imm)B

Table 4. Control Field Mnemonic Summary (cont)

Operation	Mnemonic	Code
RPS Field (23-15)		
Specify immediate ROM address *0 ≤ imm ≤ 511	SPCRA imm	(imm)B
MO Field		
Specify RAM pointer		
No change in specification	(NON)	00
Base pointer 0	SPCBP0	01
Index register 0	SPCIX0	10
Base pointer 0 + index register 0 (default)	SPCBIO	11
M1 Field		
Specify RAM pointer		
No change in specification	(NON)	00
Base pointer 1	SPCBP1	01
Index register 1	SPCIX1	10
Base pointer 1 + index register 1 (default)	SPCB11	11
DPO Field		
Pointer modification operation		
No operation	(NOP)	000
Increment base pointer 0	INCBP0	001
Decrement base pointer 0	DECBP0	010
Clear base pointer 0	CLRBP0	011
Store base + index to index register 0	STIX0	100
Increment index register 0	INCIX0	101
Decrement index register 0	DECIX0	110
Clear index register 0	CLRIX0	111
DP1 Field		
Pointer modification operation		
No operation	(NOP)	000
Increment base pointer 1	INCBP1	001
Decrement base pointer 1	DECBP1	010
Clear base pointer 1	CLRBP1	011
Store base + index to index register 1	STIX1	100
Increment index register 1	INCIX1	101
Decrement index register 1	DECIX1	110
Clear index register 1	CLRIX1	111
BASE0 Field (21-19)		

Operation	Mnemonic	Code
Specify modulo count number (2 ^N) for incrementing base pointer 0	MCNBP0 imm	(imm) B
*imm (=n) is 1 through 7; 0 specifies ordinary count		
BASE1 Field (18-16)		
Specify modulo count number (2 ^N) for incrementing base pointer 1	MCNBP1 imm	(imm)B
*imm (=n) is 1 through 7; 0 specifies ordinary count		
FD Field		
Data conversion format specification		
No change of specification	(NON)	00
Conversion of ASP format to IEEE format (default)	SPIE	01
Conversion of IEEE format to ASP format	IESP	10
Use prohibited		11
WI Field (18, 17)		
Specification of transfer format when data is moved from IB to WR		
No change of specification	(NON)	00
Transfer low 24 bits of mantissa to high 24 bits	BWRL24	01
Ordinary transfer (default)	BWORD	10
Use prohibited		11
WT Field (21-19)		
Specification of transfer format when data is moved from WR to IB		
No change of specification	(NON)	000
Ordinary transfer (default)	WRBORD	001
Low 24 bits of mantissa to high 24	WRBL24	010
Low 23 bits (bit 23 = 0) to high 24	WRBL23	011
Exponent part to mantissa low 8 bits	WRBEL8	100
Mantissa low 8 bits to exponent part	WRBL8E	101
Exchange high 8 bits of mantissa with low 8 bits of mantissa	WRBXCH	110
Bit reverse entire mantissa	WRBBRV	111
NF Field (21-19)		
Normalization format specification		
No change of specification	(NON)	000
Truncating normalization (default)	TRNORM	010

Table 4. Control Field Mnemonic Summary (cont)

Operation	Mnemonic	Code
Rounding normalization	RDNORM	100
Convert floating-point to fixed-point	FLTFIX	110
Fixed-point multiple alignment (multiple value is in SVR)	FIXMA	111
SHV Field (21-15)		
Set shift value to SVR		
imm bits left shift (default)	SETSVL imm	0 (imm)B
imm bits right shift	SETSVR imm	1 (imm)B
*0 ≤ imm ≤ 46		
RW Field (21, 20)		
Operation for external data memory		
No operation	(NOP)	00
Read	RD	01
Write	WR	10
Use prohibited		11
EA Field (22, 21)		
Operation for external address register		
No operation	(NOP)	00
Increment external address register	INCAR	01

Operation	Mnemonic	Code
Decrement external address register	DECAR	10
Use prohibited		11
P2 Bit (20)		
P2 pin control (slave mode only)		
Clear output port pin 2	CLRP2	0
Set output port pin 2	SETP2	1
P3 Bit (21)		
P3 pin control (slave mode only)		
Clear output port pin 3	CLRP3	0
Set output port pin 3	SETP3	1
L Bit (16)		
Loop counter operation		
No operation	(NOP)	0
Decrement loop counter	DECLC	1
NAL Bit (23-15)		
Local branch; jump to imm address in local block	JBLK imm	(imm)B
*≤ imm ≤ 511		

Table 5. Control Field Instruction Combinations

Case 1	SPCBP0	SPCBP1	INCBP0	INCBP1
	SPCIX0	SPCIX1	DECBP0	DECBP1
	SPCBIO	SPCBH	CLRBP0	CLRBP1
			STIX0	STIX1
			INCIX0	INCIX1
			DECIX0	DECIX1
			CLRIX0	CLRIX1
Case 2	INCAR	INCBP0	INCBP1	
	DECAR	DECBP0	DECBP1	
		CLRBP0	CLRBP1	
		STIX0	STIX1	
		INCIX0	INCIX1	
		DECIX0	DECIX1	
Case 3	INCRP	SPCBP0	INCBP0	XCHPSW
	DECRP	SPCIX0	DECBP0	
	INCBRP	SPCBIO	CLRBP0	
			STIX0	
			INCIX0	
			DECIX0	
			CLRIX0	

Table 5. Control Field Instruction Combinations (cont)

Case 4	INCRP DECRP INCBRP	SPCBP1 SPCIX1 SPCBH1	INCBP1 DECBP1 CLRBP1 STIX1 INCIX1 DECIX1 CLRIX1	XCHPSW		
Case 5	INCRP DECRP INCBRP	SPCBP0 SPCIX0 SPCBH0	SPCBP1 SPCIX1 SPCBH1	DECLC	XCHPSW	
Case 6	MCNBP0 imm	MCNBP1 imm	XCHPSW			
Case 7	BITRP imm	DECLC	XCHPSW			
Case 8	CLRP2 SETP2	CLRP3 SETP3	EI DI	CLRBM SETBM	DECLC	XCHPSW
Case 9	RD SR	DECLC	XCHPSW			
Case 10	WRBORD WRBL24 WRBL23 WRBEL8 WRBL8E WRBXCH WRBBRV	DECLC	XCHPSW			
Case 11	TRNORM RDNORM FLTPIX FIXMA	BWRL24 BWRORD	DECLC	XCHPSW		
Case 12	SPCPSW0 SPCPSW1 CLRPSW0 CLRPSW1 CLRPSW	SPIE IESP	DECLC			
Case 13	SETSVL imm SETSVR imm					
Case 14	SPCRA imm					
Case 15	JBLK imm					

3d

P Field

The two-bit P field specifies the source of input to the P register, which is used as an input to the ALU for operations requiring two operands. See table 6.

Table 6. P Field Specifications

Mnemonic	P Field (14, 13)	Input of P Register
IB	0 0	Internal bus
M	0 1	Multiplier output register
RAM0	1 0	RAM block 0
RAM1	1 1	RAM block 1

Q Field

The three-bit Q field specifies the source of input to the Q register, which is the other of two ALU input registers. See table 7.

Table 7. Q Field Specifications

Mnemonic	Q Field (12-10)	Register
WR0	000	Working register 0
WR1	001	Working register 1
WR2	010	Working register 2
WR3	011	Working register 3
WR4	100	Working register 4
WR5	101	Working register 5
WR6	110	Working register 6
WR7	111	Working register 7

Source Field

Table 8 lists 32 source registers that may be specified in the source field.

Destination Field

Table 9 lists 32 destinations that may be specified in the DST field. Note that the LKR0 and KLR1 specifications will simultaneously load both the K and L registers as destinations.

Branch Instruction

The branch instruction type is used for a jump, conditional jump, call, or return. The format of the branch instruction is shown in figure 4. The destination address of the branch is contained in the 13-bit NA field. Note that the most significant bit of the NA field is used to determine whether the destination address is in internal or external instruction memory. The five-bit C field summarized in table 10 determines the nature of the branch.

Note also that an SRC and DST may be included as part of the branch instruction. This data transfer will take place regardless of any condition upon which a jump may be dependent.

LDI Instruction

Figure 4 shows the format of the LDI instruction type. The 24-bit IM (immediate) field contains the data that will be loaded into the register specified by the DST field. It is also possible to load a 32-bit floating-point number using this instruction in conjunction with the TRE destination field specification.

Table 8. SRC Field Specifications

Mnemonic	SRC Field (9-5)	Selected Source Register
NON	00000	No source selected
RP	00001	ROM pointer
PSW0	00010	Program status word 0
PSW1	00011	Program status word 1
SVR*	00100	SVR (shift value register)
SR	00101	Status register
LC	00110	Loop counter
STK	00111	Top of stack
M	01000	M register (multiplier output)
ML	01001	Low 24 bits of M register
ROM	01010	Data ROM output
TR	01011	Temporary register
AR	01100	External address register
SI	01101	Serial input register
DR	01110	Data register
DRS	01111	Data register for slave
WR0	10000	Working register 0
WR1	10001	Working register 1
WR2	10010	Working register 2
WR3	10011	Working register 3
WR4	10100	Working register 4
WR5	10101	Working register 5
WR6	10110	Working register 6
WR7	10111	Working register 7
RAM0	11000	RAM block 0
RAM1	11001	RAM block 1
BP0	11010	Base pointer 0
BP1	11011	Base pointer 1
IX0	11100	Index register 0
IX1	11101	Index register 1
K	11110	K register
L	11111	L register

Table 9. DST Field Specifications

Mnemonic	DST Field (4-0)	Selected Destination Register
NON	00000	No destination selected
RP	00001	ROM pointer
PSW0	00010	Program status word 0
PSW1	00011	Program status word 1
SVR	00100	SVR (shift value register)
SR	00101	Status register
LC	00110	Loop counter
STK	00111	Top of stack
LKR0	01000	L register (RAM 0 to K register)
KLR1	01001	K register (RAM 1 to L register)
TRE	01010	Exponent part of temporary register
TR	01011	Temporary register
AR	01100	External address register
SO	01101	Serial output register
DR	01110	Data register
DRS	01111	Data register for slave
WR0	10000	Working register 0
WR1	10001	Working register 1
WR2	10010	Working register 2
WR3	10011	Working register 3
WR4	10100	Working register 4
WR5	10101	Working register 5
WR6	10110	Working register 6
WR7	10111	Working register 7
RAM0	11000	RAM block 0
RAM1	11001	RAM block 1
BP0	11010	Base pointer 0
BP1	11011	Base pointer 1
IX0	11100	Index register 0
IX1	11101	Index register 1
K	11110	K register
L	11111	L register

Table 10. Branch Condition Summary (C Field)

Mnemonic	C Field (14-10)	Jump with Condition
JMP	00000	Jump unconditionally
CALL	00001	Subroutine call
RET	00010	Return from interrupt or subroutine
JNZRP	00011	Jump if ROM pointer not zero
JZ0	00100	Jump if zero flag 0 is set
JNZ0	00101	Jump if zero flag 0 is reset
JZ1	00110	Jump if zero flag 1 is set
JNZ1	00111	Jump if zero flag 1 is reset
JC0	01000	Jump if carry flag 0 is set
JNC0	01001	Jump if carry flag 0 is reset
JC1	01010	Jump if carry flag 1 is set
JNC1	01011	Jump if carry flag 1 is reset
JS0	01100	Jump if sign flag 0 is set
JNS0	01101	Jump if sign flag 0 is reset
JS1	01110	Jump if sign flag 1 is set
JNS1	01111	Jump if sign flag 1 is reset
JV0	10000	Jump if overflow flag 0 is set
JNV0	10001	Jump if overflow flag 0 is reset
JV1	10010	Jump if overflow flag 1 is set
JNV1	10011	Jump if overflow flag 1 is reset
JEV0	10100	Jump if exponent overflow flag 0 is set
JEV1	10101	Jump if exponent overflow flag 1 is set
JNFSI	10110	Jump if SI register is not full
JNES0	10111	Jump if SO register is not empty
JIP0	11000	Jump if input port 0 is on
JIP1	11001	Jump if input port 1 is on
JNZIX0	11010	Jump if index register 0 nonzero
JNZIX1	11011	Jump if index register 1 nonzero
JNZBP0	11100	Jump if base pointer 0 nonzero
JNZBP1	11101	Jump if base pointer 1 nonzero
JRDY	11110	Jump if ready is on
JROM	11111	Jump if request for master is on

SYSTEM CONFIGURATIONS

The μPD77230 may be configured in a variety of ways, from simple to complex systems. Figure 6 is the simplest example showing the μPD77230 as a standalone processor performing a preset filtering function. The only other devices needed are A/D and D/A converters, which can be a single-chip combo device as shown in the figure plus necessary clock and timing circuitry. Figure 7 shows the same standalone operation with external memory and memory-mapped I/O to implement various control functions along with processing the signal itself.

Figure 6. Standalone μPD77230 With Codec




Figure 7. Standalone μPD77230 With Codec, External Memory, and I/O




Figure 8 shows a μPD77230 in a slave mode as a peripheral to a host processor. Note that in slave mode, the μPD77230 can still be the "master" of its local bus with the four general-purpose I/O pins available for use.

Figure 9 shows how to cascade multiple μPD77230s to increase system throughput. The cascading is done by using only the serial ports so that the μPD77230s themselves can be in any mode of operation desired. For example, they may all be in master mode, they may all be slaves to the same host processor, they may all be slaves to different hosts, or one may be the master with the others as slaves to it.

Figure 8. Slave μPD77230 as Peripheral to Host Processor




Figure 9. μPD77230s Cascaded Through Serial I/O Ports





Figure 10. Large System With Many Options



3d

Figure 10 shows an arbitrarily large system with cascading master mode and slave mode μPD77230s. In this example, the master μPD77230 might do little actual signal processing. Instead, it will be an overall system controller gathering information from inputs in

the I/O block, from the slave μPD77230 I/O ports, and from its own processing of the signal. It will then control the other μPD77230s and the system outputs of the I/O block.

SUPPORT TOOLS

The μPD77230 has a wide variety of development and software support tools. Both absolute and relocatable assemblers, with powerful pre-assembler options, are available. In addition, a software simulator and in-circuit emulator will aid the designer in performance evaluation and hardware integration. The software tools options are as follows:

- Assembler: MS-DOS®, CP/M®-86, VAX®/VMS®, VAX/UNIX®
- Simulator: VAX/VMS, VAX/UNIX

ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

T_A = 25°C

Supply voltage, V _{DD}	-0.5 to +6.5 V
Voltage on any input pin, V _I	-0.5 to V _{DD} + 0.5 V
Voltage on any output pin, V _O	-0.5 to V _{DD} + 0.5 V
Storage temperature, T _{STG}	-65 to +150°

Note: Voltages are with respect to ground.

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{DD}	4.75	5.0	5.25	V
Low-level input voltage	V _{IL}	-0.3		0.8	V
High-level input voltage	V _{IH}	2.2		V _{DD} + 0.3	V
Low-level X1 input voltage	V _{ILX}	-0.3		0.5	V
High-level X1 input voltage	V _{IHX}	3.9		V _{DD} + 0.3	V
Operating free-air temperature	T _{OPT}	-10	25	70	°C

Capacitance

T_A = 25°C; V_{DD} = 0 V

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input capacitance	C _{IN}			10	pF	f _C = 1 MHz
Output capacitance	C _{OUT}			20	pF	

MS-DOS is a registered trademark of Microsoft Corporation.
 CP/M is a registered trademark of Digital Research, Incorporated.
 VAX and VMS are registered trademarks of Digital Equipment Corporation.
 UNIX is a registered trademark of UNIX System Laboratories, Incorporated.

DC Characteristics

T_A = -10 to +70°C; V_{DD} = 5 V ±5%

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Low-level output voltage	V _{OL}		0.45		V	I _{OL} = 2.0 mA
High-level output voltage	V _{OH}	0.7 V _{DD}			V	I _{OH} = -400 μA
Low-level input current	I _{IL}		-400		μA	V _{IN} = 0 V; RESET, SICK, SOCK
High-level input current	I _{IH}		400		μA	V _{IN} = V _{DD} ; M/S
Low-level input leak current	I _{LIL}		-10		μA	V _{IN} = 0 V, except RESET, SICK, SOCK
High-level input leak current	I _{LIH}		10		μA	V _{IN} = V _{DD} , except M/S
Low-level output leak current	I _{LOL}		-10		μA	V _{OUT} = 0 V
High-level output leak current	I _{LOH}		10		μA	V _{OUT} = V _{DD}
X1 input current	I _{X1}		400		μA	External clock input
Supply current	I _{DD}		200	300	mA	f _{CYX} = 13.3333 MHz

Clock Timing


T_A = -10 to +70°C; V_{DD} = 5 V ±5%; C_L = 100 pF

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Internal Clock						
Input clock frequency	f _{CYX}	1	13.3333	13.513	MHz	
C1, C2 capacitance			15		pF	
External Clock						
X1 cycle time	t _{CYX}	74	75	1000	ns	
X1 high pulse width	t _{XXH}	27			ns	Measured at 1.0 V and 3.0 V
X1 low pulse width	t _{XXL}	27			ns	
X1 rise time	t _{XR}			10	ns	
X1 fall time	t _{XF}			10	ns	
SICK, SOCK cycle time	t _{CYS}	242	244		ns	
SICK, SOCK high pulse width	t _{SSH}	101			ns	
SICK, SOCK low pulse width	t _{SSL}	101			ns	
SICK, SOCK rise time	t _{SR}			20	ns	

Clock Timing (cont)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
SICK, SOCK fall time	t_{SF}			20	ns	
Switching						
X1 ↑ → CLKOUT delay time	t_{DXC}			50	ns	
X1 ↑ → CLKOUT hold time	t_{HXC}	0			ns	
SCK cycle time	t_{CYS}	$8t_{CYX}$			ns	
SCK high pulse width	t_{SSH}	$4t_{CYX}$ -65			ns	
SCK low pulse width	t_{SSL}	$4t_{CYX}$ -65			ns	
SCK rise time	t_{SR}			20	ns	
SCK fall time	t_{SF}			20	ns	
S1 → SCK ↑ delay time	t_{DKS}	10		120	ns	

Clock Circuits



External Memory Access Timing

$T_A = -10$ to $+70^\circ\text{C}$; $V_{DD} = 5\text{ V} \pm 5\%$; $C_L = 100\text{ pF}$

Parameter	Symbol	Min	Max	Unit	Conditions
Setup and Hold					
Data setup time for address	t_{SADI}		$2t_{CYX}$ -95	ns	Instruction read
Data setup time for \overline{RD}	t_{SRDI}		$2t_{CYX}$ -35	ns	
Data hold time for \overline{RD}	t_{HRDI}	0		ns	
Data setup time for address	t_{SAD1}		$4t_{CYX}$ -135	ns	High-speed
	t_{SAD2}		$8t_{CYX}$ -135	ns	Low-speed
Data hold time for \overline{RD}	t_{HRD}	0		ns	
Switching					
X1 ↑ → \overline{RD} delay time	t_{DXRD}		70	ns	
X1 ↑ → \overline{WR} delay time	t_{DXWR}		70	ns	
Address setup time for \overline{RD}	t_{SAR}	t_{CYX} -60		ns	
Address hold time for \overline{RD}	t_{HRA}	5		ns	
\overline{RD} pulse width	t_{WRI}	t_{CYX} -30		ns	Instruction read
	t_{WR1}	$3t_{CYX}$ -30		ns	High-speed
	t_{WR2}	$7t_{CYX}$ -30		ns	Low-speed
Address setup time for \overline{WR}	t_{SAW}	t_{CYX} -55		ns	
Address hold time for \overline{WR}	t_{HWA}	5		ns	
\overline{WR} pulse width	t_{WW1}	$3t_{CYX}$ -50		ns	High-speed
	t_{WW2}	$7t_{CYX}$ -50		ns	Low-speed
Data setup time for \overline{WR}	t_{SDW1}	$3t_{CYX}$ -100		ns	High-speed
	t_{SDW2}	$7t_{CYX}$ -100		ns	Low-speed
$\overline{WR} \downarrow \rightarrow$ data delay time	t_{DWD}	0		ns	
$\overline{WR} \uparrow \rightarrow$ data float time	t_{FWD}	10	50	ns	
\overline{RD} , \overline{WR} recovery time	t_{RW}	t_{CYX} -35		ns	

Host Interface Timing, Slave Mode

T_A = -10 to +70°C; V_{DD} = 5 V ±5%; C_L = 100 pF

Parameter	Symbol	Min	Max	Unit
Setup and Hold				
CS setup time for HRD	t _{SCR}	0		ns
CS hold time for HRD	t _{HRC}	0		ns
HRD pulse width	t _{WHRD}	150		ns
CS setup time for HWR	t _{SCW}	0		ns
CS hold time for HWR	t _{HWC}	0		ns
HWR pulse width	t _{WHWR}	150		ns
Data setup time for HWR	t _{SIHW}	100		ns
Data hold time for HWR	t _{HHWI}	0		ns
HRD, HWR recovery time	t _{HRV}	100		ns
HRD, HWR hold time for RQM	t _{HRH}	t _{CYX}		ns
P0, P1 setup time for X1	t _{SPX}	t _{CYX}		ns
P0, P1 hold time for X1	t _{HXP}	t _{CYX}		ns
Switching				
HRD ↓ → data delay time	t _{DHRI}		100	ns
HRD ↑ → data float time	t _{FHRI}	10	65	ns
X1 ↑ → RQM ↑ delay time	t _{DXRH}		100	ns
X1 ↑ → RQM ↓ delay time	t _{DXRL}		100	ns
HRD, HWR ↑ → RQM ↓ delay time	t _{DHR}		2t _{CYX} + 100	ns
X1 ↑ → P2, P3 delay time	t _{DXP}		100	ns

Interrupt Reset Timing

T_A = -10 to +70°C; V_{DD} = 5 V ±5%


Parameter	Symbol	Min	Max	Unit
NMI, INT pulse width	t _{INT}	6t _{CYX}		ns
NMI, INT hold time for RESET ↑	t _{HRNI}	6t _{CYX}		ns
NMI, INT recovery time	t _{RIINT}	6t _{CYX}		ns
RESET pulse width	t _{RST}	6t _{CYX}		ns

Serial Interface Timing

T_A = -10 to +70°C; V_{DD} = 5 V ±5%; C_L = 100 pF


Parameter	Symbol	Min	Max	Unit
Setup and Hold				
SIEN, SI setup time for SCK ↓	t _{SSIS}	55		ns
SIEN, SI hold time for SCK ↓	t _{HSSI}	30		ns
SOEN setup time for SCK ↑	t _{SSES}	50		ns
SOEN hold time for SCK	t _{HSSE}	30		ns
SIEN, SOEN recovery time	t _{SRV}	t _{CYS}		ns
Switching				
SCK ↓ → SORQ delay time	t _{DSSQ}	30	150	ns
SOEN ↓ → SO delay time	t _{DSESO}		60	ns
SOEN ↑ → SO float time	t _{FSESO}	10	100	ns
SCK ↑ → SO delay time	t _{DSLSO}		60	ns
SCK ↑ → SO hold time	t _{HSHSO}	0		ns
SCK ↑ → SO delay time	t _{DSHSO}		60	ns
SCK ↑ → SO float time (SORQ ↓)	t _{FSSO}	10	100	ns

Timing Measurement Points




Clock Timing Waveforms

Master Clock




Clock Output



3d


Clock Timing Waveforms (cont)

Switching




External Memory Access Timing Waveforms

Instruction Read (Master)



External Memory Access Timing Waveforms (cont)


Data Read




3d

External Memory Access Timing Waveforms (cont)


Data Write



Read → Write




Write → Read




Host Interface Timing Waveforms, Slave Mode

RQM Port




3d


Host Read



Host Write




Interrupt Reset Timing Waveform




Serial Interface Timing Waveforms

Serial In




Serial Interface Timing Waveforms (cont)

Serial Out, Case 1 (\overline{SOEN} interrupt control)




3d

Serial Out, Case 2 (\overline{SOEN} control: \overline{SOEN} low at SCK low)



Serial Interface Timing Waveforms (cont)

Serial Out, Case 3 (SOEN control: SOEN low at SCK high)



49-001655B

Description

The μPD77240 Digital Signal Processor (DSP) has been developed for applications that demand high speed, high precision, and a large data address area. Operations on 32-bit floating-point data (8-bit exponent, 24-bit mantissa) or 24-bit fixed-point data are executed at 90 ns per instruction.

The instruction area is 64K x 32-bit words, and the data area is 16M x 32-bit words. These large memory areas open a wide range of application fields, such as computer graphics.

Internal circuitry includes a multiplier (32 x 32 bits), instruction decoder, ALU (55 bits), and two independent data RAMs (each 512 x 32-bit words). An on-chip library of commonly used DSP utility programs is accessed as subroutine calls.

Also, there are two input ports and two general-purpose output ports for system expansion, such as handshaking with the host CPU, external device control, memory bank switching, etc.

Note: A table at the end of this data sheet compares the μPD77240 with its predecessor, the μPD77230A.

Features

- 32-bit floating-point or 24-bit fixed-point data operations
 - 32-bit floating-point multiplication circuit (8-bit exponent + 24-bit mantissa) x 8-bit exponent + 24-bit mantissa → (8-bit exponent + 47-bit mantissa)
 - 55-bit floating-point ALU and eight 55-bit working registers
 - 47-bit barrel shifter
- Fast operations and efficient data transfer
 - 90-ns instruction cycle
 - Three-stage pipelining
 - Dedicated data bus for on-chip RAM, multiplier, and ALU
- Architecture specially suited to digital signal processing
 - Two independent on-chip data RAMs and data RAM pointers
 - On-chip data RAM pointer comprises base pointer and index register; base pointer can use ring counting within any desired range.

- Data ROM pointer operations include 2ⁿ-step incrementing in addition to normal increment/decrement operations

- External interface maintains Harvard architecture with separate paths to instruction and data memory areas.
 - Usable instruction area: 64K x 32-bit words
 - Usable data area: 16M x 32-bit words
 - Address register specifying data area address has provision for addition to base register as well as increment/decrement operations.
- On-chip utility programs (subroutines)
 - 34 vector/matrix operations
 - Data transfer to/from RAM with/without IEEE format conversion
 - Conversion: radians/degrees
 - Scalar functions:
 - Floating-point division
 - Exponential, logarithmic
 - Trigonometric
- CMOS technology
- Single 5-volt power supply
- 132-pin ceramic PGA

Applications


- Graphics processing
- Image compression
- Numerical processing
- Speech processing
- General-purpose digital signal processing
- Digital filtering (FIR, IIR) and FFT
- Instrumentation electronics
- High-speed controls

Ordering Information

Part Number	Package
μPD77240R	132-pin ceramic PGA

Pin Configuration

132-Pin Ceramic PGA



83FM-7957B

Pin-to-Symbol

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
A1	D ₁₁	C1	D ₅	F3	D ₂	L1	A ₁₂	N9	IA ₃
A2	D ₁₃	C2	D ₉	F12	ID ₁₀	L2	A ₉	N10	IA ₁
A3	D ₁₆	C3	GND	F13	ID ₁₂	L3	GND	N11	RESET
A4	D ₁₇	C4	V _{DD}	F14	ID ₁₃	L12	ID ₃₁	N12	CLOCK
A5	D ₂₀	C5	D ₁₄	G1	A ₂₁	L13	ID ₂₈	N13	GND
A6	D ₂₂	C6	D ₁₈	G2	A ₂₂	L14	ID ₂₅	N14	ID ₂₉
A7	D ₂₅	C7	D ₂₃	G3	A ₂₃	M1	A ₁₁	P1	A ₆
A8	D ₂₆	C8	D ₂₇	G12	ID ₁₄	M2	A ₇	P2	A ₃
A9	D ₂₈	C9	D ₃₁	G13	ID ₁₅	M3	GND	P3	A ₀
A10	D ₃₀	C10	OP1	G14	ID ₁₆	M4	A ₅	P4	IA ₁₄
A11	IP0	C11	ID ₁	H1	A ₂₀	M5	A ₁	P5	IA ₁₂
A12	OP0	C12	GND	H2	A ₁₉	M6	IA ₁₃	P6	IA ₁₀
A13	IC	C13	ID ₃	H3	A ₁₈	M7	IA ₉	P7	V _{DD}
A14	ID ₂	C14	ID ₇	H12	ID ₁₉	M8	IA ₅	P8	IA ₇
B1	D ₈	D1	D ₄	H13	ID ₁₈	M9	IA ₀	P9	IA ₄
B2	GND	D2	D ₇	H14	ID ₁₇	M10	NMI	P10	IA ₂
B3	D ₁₂	D3	D ₁₀	J1	A ₁₇	M11	V _{DD}	P11	RD
B4	D ₁₅	D12	GND	J2	A ₁₆	M12	GND	P12	WR
B5	D ₁₉	D13	ID ₅	J3	A ₁₄	M13	ID ₃₀	P13	INT
B6	D ₂₁	D14	ID ₈	J12	ID ₂₃	M14	ID ₂₆	P14	V _{DD}
B7	D ₂₄	E1	D ₁	J13	ID ₂₁	N1	A ₈		
B8	V _{DD}	E2	D ₃	J14	ID ₂₀	N2	V _{DD}		
B9	D ₂₉	E3	D ₆	K1	A ₁₅	N3	A ₄		
B10	IP1	E12	ID ₆	K2	A ₁₃	N4	A ₂		
B11	IC	E13	ID ₉	K3	A ₁₀	N5	IS ₁₅		
B12	ID ₀	E14	ID ₁₁	K12	ID ₂₇	N6	IA ₁₁		
B13	V _{DD}	F1	BUSFREZ	K13	ID ₂₄	N7	IA ₈		
B14	ID ₄	F2	D ₀	K14	ID ₂₂	N8	IA ₆		

Symbol-to-Pin

Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin
A ₀	P3	D ₀	F2	IA ₀	M9	ID ₀	B12	BUSFREZ	F1
A ₁	M5	D ₁	E1	IA ₁	N10	ID ₁	C11	CLOCK	N12
A ₂	N4	D ₂	F3	IA ₂	P10	ID ₂	A14	INT	P13
A ₃	P2	D ₃	E2	IA ₃	N9	ID ₃	C13	IP0	A11
A ₄	N3	D ₄	D1	IA ₄	P9	ID ₄	B14	IPI	B10
A ₅	M4	D ₅	C1	IA ₅	M8	ID ₅	D13	NMI	M10
A ₆	P1	D ₆	E3	IA ₆	N8	ID ₆	E12	OP0	A12
A ₇	M2	D ₇	D2	IA ₇	P8	ID ₇	C14	OP1	C10
A ₈	N1	D ₈	B1	IA ₈	N7	ID ₈	D14	RD	P11
A ₉	L2	D ₉	C2	IA ₉	M7	ID ₉	E13	RESET	N11
A ₁₀	K3	D ₁₀	D3	IA ₁₀	P6	ID ₁₀	F12	WR	P12
A ₁₁	M1	D ₁₁	A1	IA ₁₁	N6	ID ₁₁	E14	IC	A13
A ₁₂	L1	D ₁₂	B3	IA ₁₂	P5	ID ₁₂	F13	IC	B11
A ₁₃	K2	D ₁₃	A2	IA ₁₃	M6	ID ₁₃	F14	V _{DD}	B8
A ₁₄	J3	D ₁₄	C5	IA ₁₄	P4	ID ₁₄	G12	V _{DD}	B13
A ₁₅	K1	D ₁₅	B4	IA ₁₅	N5	ID ₁₅	G13	V _{DD}	C4
A ₁₆	J2	D ₁₆	A3			ID ₁₆	G14	V _{DD}	M11
A ₁₇	J1	D ₁₇	A4			ID ₁₇	H14	V _{DD}	N2
A ₁₈	H3	D ₁₈	C6			ID ₁₈	H13	V _{DD}	P7
A ₁₉	H2	D ₁₉	B5			ID ₁₉	H12	V _{DD}	P14
A ₂₀	H1	D ₂₀	A5			ID ₂₀	J14	GND	B2
A ₂₁	G1	D ₂₁	B6			ID ₂₁	J13	GND	C3
A ₂₂	G2	D ₂₂	A6			ID ₂₂	K14	GND	C12
A ₂₃	G3	D ₂₃	C7			ID ₂₃	J12	GND	D12
		D ₂₄	B7			ID ₂₄	K13	GND	L3
		D ₂₅	A7			ID ₂₅	L14	GND	M3
		D ₂₆	A8			ID ₂₆	M14	GND	M12
		D ₂₇	C8			ID ₂₇	K12	GND	N13
		D ₂₈	A9			ID ₂₈	L13		
		D ₂₉	B9			ID ₂₉	N14		
		D ₃₀	A10			ID ₃₀	M13		
		D ₃₁	C9			ID ₃₁	L12		

3e

Pin Functions

Symbol	Function
A ₀ - A ₂₃	External data memory address output; becomes high impedance when BUSFREZ is driven low.
BUSFREZ	External data memory break input. When this pin is driven low, pins A ₀ - A ₃₁ and D ₀ - D ₃₁ become high impedance.
CLOCK	External clock input; 11.1111 MHz maximum
IA ₀ - IA ₁₅	External instruction memory address bus; outputs program counter (PC) value; becomes high impedance on RESET input.
ID ₀ - ID ₃₁	External instruction memory data bus input.
INT	Maskable interrupt input; keep low at least three system clock cycles. INT should be driven high during reset and within four system clock cycles after rise of RESET signal. Falling edge detection; interrupt address 8H.
IP0, IP1	General-purpose input port; pin status is judged by branch instruction.
NMI	Nonmaskable interrupt input; keep low at least three system clock cycles. NMI should be driven high during reset and within four system clock cycles after rise of RESET signal. Falling edge detection; interrupt address 4H.
OP0, OP1	General-purpose output port; pin status can be set and checked by bits 2 and 3 of status register SR.
RD	External data memory read strobe output; when RD is low, data is input via the data bus. RD is high during hardware reset and is not influenced by BUSFREZ.
RESET	Internal system reset signal input; keep low at least three system clock cycles.
WR	External data memory write strobe output; when WR is low, data is output via the data bus. WR is high during hardware reset and is not influenced by BUSFREZ.
V _{DD}	+ 5-volt power supply input; connect all V _{DD} pins to + 5 volts.
GND	Connect all GND pins to ground.
IC	Internal connection; leave this pin open. Caution: When any signal is applied to or read out from this pin, normal operation of the μPD77240 is not assured.

FUNCTIONAL DESCRIPTION

The block diagram shows the internal 32-bit main bus connecting to all functional blocks, including the ALU area. Blocks are described in the Internal Functions table.

The 55-bit processing-unit (PU) bus links the ALU input to the 55-bit multiplier output register and the eight 55-bit working registers. Thus, the full 55 bits of precision can be maintained during extensive calculations.

In addition to the main bus and the PU bus, there is a sub-bus linking the two RAM areas to both the ALU input and the multiplier input registers. This link allows simultaneous loading of the multiplier input registers in parallel with ALU operations and in parallel with data transfer operations that make use of the main bus. There is a sub-bus connecting the ALU input to the 55-bit multiplier output and another sub-bus that can route the working registers' contents back to the ALU input.

Architecture

The μPD77240 has a Harvard architecture with separate memory areas for program storage and data storage as well as separate multiple buses. A three stage instruction execution pipelining scheme performs instruction fetch and execution in parallel. All instructions are executed in a single cycle regardless of whether the instruction is stored internally or in external memory.

Instruction Memory

Internal instruction ROM holds 2K words x 32 bits pre-programmed with library functions that perform vector/matrix operations, scalar functions, conversions, etc. The addresses of these subroutines are in the high 2K of the 64K-word instruction memory address space.

Data Memory

μPD77240 has three data memory areas: internal data ROM, internal data RAM, and external data RAM. Data ROM holds 1K words x 32 bits pre-programmed with table lookup data and constants accessed by the internal library routines as well as by user programs.

Internal data RAM consists of two separate and independently addressable areas, each 512 words x 32 bits. Each RAM area can be addressed by a base register, an index register, or the sum of the two. The base register and/or index register may be incremented, decremented, or cleared. In addition, the base pointer can operate in a modulo count mode, and the index register contents may be replaced by the sum of the index and base registers. Data stored in RAM0 and RAM1 can be simultaneously input to the multiplier.

External data RAM may contain up to 16M words x 32 bits for data exchange with other devices and processing large volumes of data. External RAM is addressed by the 24-bit AR register.

Multiplier and ALU

The floating-point multiplier has two 32-bit input registers (K and L), which are accessible both to and from the main bus. The multiplier produces the 55-bit product of the K and L register contents automatically in a single instruction cycle (there is no multiply instruction).

The 55-bit result is stored in the M register in 8-bit exponent, 47-bit mantissa format. The contents of the M register can be transferred to the main bus (32 bits) or to the ALU via the processing unit bus (55 bits). The multiplier consists of a 24- by 24-bit fixed-point multiplier and an exponent adder, so that it can also be used for fixed-point multiplications.

The 55-bit floating-point ALU is capable of a full set of arithmetic and logical operations (see "Instructions" section). There is a 47-bit bidirectional barrel shifter, which can perform general-purpose shifting in addition to the mantissa alignments required for floating-point arithmetic.

A separate exponent ALU (EAU) determines shift values in floating-point work. The ALU status is reflected in one of two identical processor status words (PSW) that contain carry, zero, sign, and overflow flags. The results of the ALU operation are stored in one of eight 55-bit accumulators or "working registers."

There are two 55-bit input registers to the ALU called the P register and the Q register. The Q register input is selected from one of the eight working registers, while the P register input is selected from among the 55-bit PU bus, the 32-bit main bus, data RAM0, data RAM1, and the 55-bit M register.

Loop Counter

A loop counter is included in the design of the μPD77240. This 32-bit register connects to the main bus and can be used for general-purpose storage as well as a loop counter. When used as a loop counter, only the low 10 bits are active; the upper 22 bits are not affected. The count can be decremented by a control field bit during an operation (OP) instruction. When the loop counter is decremented past zero, the instruction following the decrementing will be skipped.

System Control

An external clock drives internal clocking at the same rate (single phase).

Two interrupts are provided: one maskable, one non-maskable. The maskable interrupt can be "memorized," so that if an interrupt occurs while it is in the interrupt

disabled condition, then it may be acted upon (or disregarded) at a later time. Interrupt status can be read from the SR register; status is changed by control field manipulation in an OP instruction.

Control of two general-purpose output pins is effected by writing to the SR register. The states of two general-purpose input pins are tested by conditional branch instructions.

Mode Register


Addition of the 32-bit mode register (MR) is a significant enhancement over μPD77230 architecture. The various bit fields of the mode register are usually set/cleared by control field (CNT) instructions. The register can be read and written, saved and restored. This feature is useful for interrupt handling and other subroutines, as well as during debugging. The mode register records the state of RAM and ROM addressing specifications, PU specifications for format and normalization processing, and for interfacing the PU bus with the main bus.

Internal Functions

Symbol	Name	Description
ALU	Arithmetic logic unit	Logical operation circuit for 47-bit mantissa data
AP	Address port	24-bit address port for data memory
AR	Address register	24-bit register specifying data memory address
BP0	Base pointer 0	Register specifying RAM0 base address
BP1	Base pointer 1	Register specifying RAM1 base address
BR	Base register	32-bit base register for data memory address register AR
BSHIFT	Barrel shifter	Barrel shifter for P and Q register mantissa
CLKGEN	Clock generator	Internal system clock generation circuit
Decoder	Instruction decoder	Instruction decoding circuit
DP	Data port	32-bit data port for data memory
DR	Data register	32-bit register for interface between DP and internal data bus (main bus)
DROM	Data ROM	ROM holding fixed data (1K words x 32 bits)
EAU	Exponent arithmetic unit	8-bit exponent data operation circuit
Exchange	Data exchanger	Selects P or Q mantissa data as input to barrel shifter.
FMPY	Floating-point multiplier	32-bit floating-point data multiplier (8-bit exponent, 24-bit mantissa); 32 bits x 32 bits → 55 bits
IAP	Instruction address port	16-bit address bus for instruction memory
IDP	Instruction data port	32-bit data bus for instruction memory
INT CNT	Interrupt controller	External interrupt control circuit
IROM	Instruction ROM	ROM holding on-chip, fixed utility programs (2K words x 32 bits)
IX0	Index register 0	Register specifying RAM0 index address
IX1	Index register 1	Register specifying RAM1 index address
K	K register	32-bit register holding FMPY input data
L	L register	32-bit register holding FMPY input data
LC	Loop counter	32-bit program loop count setting register

Symbol	Name	Description
M	M register	55-bit register holding FMPY multiplication result
MR	Mode register	32-bit register showing specification or operation status of internal status, such as on-chip data RAM pointer specification
P	P register	55-bit register holding ALU and EAU input data
PC	Program counter	16-bit register specifying instruction memory address
PORT	Port	General-purpose input-output port
PSW0, PSW1	Program status word 0, word 1	Registers indicating ALU/EAU operation result status
Q	Q register	55-bit register holding ALU and EAU input data.
RAM0, RAM1	Data RAM 0, 1	Data storage RAM0 and RAM1 (each 512 words x 32 bits)
RP	ROM pointer	Register specifying ROM address
R/W CNT	Read/write control circuit	Data memory read/write control circuit
SAC	Shift and count circuit	Shift amount detection circuit for Q register mantissa data
SP	Stack pointer	Pointer indicating stack address
SR	Status register	22-bit register showing general-purpose output port setting, confirmation and error status, and maskable interrupt operating status
STK	Stack	Eight-level, 16-bit stack
SVR	Shift value register	Shift amount setting register
TR	Temporary register	32-bit general-purpose register
WRIC	Working register interface circuit	Specifies data transfer format between working registers and PU bus
WR0 to WR7	Working register 0 to 7	Registers holding ALU and EAU operation results

μPD77240 Block Diagram




3e

DATA FORMATS

Figure 1 shows the formats for floating-point data and fixed-point data.

Figure 1. Data Formats



Floating-Point Data

On the 32-bit bus, the high-order 8 bits represent the exponent and the low-order 24 bits represent the mantissa.

In a 55-bit representation as used in the M register, the P and Q registers, WR0 through WR7, etc., the high-order 8 bits are the exponent and the low-order 47 bits are the mantissa.

Both the exponent and the mantissa are expressed in two's complement with the most significant bit (MSB) as the sign bit.

Fixed-Point Data

Fixed-point data does not use the high-order 8 bits (exponent) of the floating-point notation. The 8 bits are set to 00H by execution of a fixed-point operation or an LDI instruction. They are unchanged by a logical operation.

Only the low-order 24 or 47 bits of a 32-bit or 55-bit bus or register are valid.

Data is expressed in two's complement with the most significant bit (MSB) as the sign bit.

INSTRUCTIONS


Each μPD77240 instruction is one 32-bit word. The three basic types are Operation, Branch, and Load. All types execute in a single instruction cycle, except the

“long branch” requires two cycles to branch to any arbitrary location in the 64K-word instruction ROM area.

Operation Instructions

The three basic elements of operation (OP) instructions are ALU, transfer, and control. All three elements operate simultaneously, sometimes interactively. Figure 2 shows the six fields in the instruction format.

Figure 2. Operation Instruction Format



OP Field. The 5-bit OP field specifies the type of ALU operation. Table 1 lists the 26 types.

Table 1. OP Field Contents

Mnemonic	OP Field Bits 31-27	Operation
NOP	0 0 0 0 0	No operation
INC	0 0 0 0 1	Increment
DEC	0 0 0 1 0	Decrement
ABS	0 0 0 1 1	Absolute
NOT	0 0 1 0 0	NOT
NEG	0 0 1 0 1	Negate
SHLC	0 0 1 1 0	Shift left with carry for double precision
SHRC	0 1 0 1 1	Shift right with carry for double precision
ROL	0 1 1 0 0	Rotate left
ROR	0 1 1 0 1	Rotate right
SHLM	0 1 1 0 0	*Shift left multiple
SHRM	0 1 1 0 1	*Shift right multiple
SHRAM	0 1 1 0 0	*Shift right arithmetic multiple
CLR	0 1 1 0 1	Clear
NORM	0 1 1 1 0	Normalize
CVT	0 1 1 1 1	Convert pseudo IEEE data format
ADD	1 0 0 0 0	Add fixed-point data
DUB	1 0 0 0 1	Subtract fixed-point data
SDDC	1 0 0 1 0	Add fixed-point data with carry
SUBC	1 0 0 1 1	Subtract fixed-point data with carry
CMP	1 0 1 0 0	Compare floating-point data
AND	1 0 1 0 1	AND
OR	1 0 1 1 0	OR
XOR	1 0 1 1 1	Exclusive OR
ADDF	1 1 0 0 0	Add floating-point data
SUBF	1 1 0 0 1	Subtract floating-point data

* Multiple value is in SVR register or specification value of SHV bit.

CNT Field. The 12-bit CNT field is used to perform pointer specification, flag manipulation, register switching, data transfer format specification, etc. The

23 subfields described in table 2 can be arranged in any of the 15 patterns shown in figure 3.

Table 2. Control Field List

Group	Subfield	Subfield Function	*Function Valid
Interrupt	EM	Maskable interrupt enable/disable	→
	BM	Maskable interrupt input flag set/clear	→
PSW	FIS	PSW control	● or →
	FC	PSW0/PSW1 switchover	●
RAM pointer	RP	ROM pointer count operation specification	→
	RPC	n-value specification in ROM pointer special operation	→
	RPS	Specification of data ROM address low-order 9 bits	→
RAM0, RAM1 pointer	M0	Base pointer0/index register0 selection	→
	M1	Base pointer1/index register1 selection	→
	DP0	Base pointer0/index register0 count operation specification	→
	DP1	Base pointer1/index register1 count operation specification	→
	BASE0	Modulo counter base pointer0 counter length specification	→
	BASE1	Modulo counter base pointer1 counter length specification	→
Data format conversion	FD	μPD77240/IEEE data format conversion operation specification	●
	WI	Transfer format specification when working register is specified by DST field	→
	WT	Transfer format specification when working register is specified by SRC field	→
Normalization specification	NF	Normalization/rounding normalization/floating-point to fixed-point conversion/fixed-point data left shift specification	●
Shift specification	SHV	Shift amount specification for 47-bit mantissa data	●
Data memory access	RW	Input/output operation specification for external data memory	●
	EA	Address register increment/decrement	● or →
	APM	Address register increment/decrement and IX0 or IX1 decrement specification	→
Loop counter	L	Loop counter decrement	●
Jump	NAL	Unconditional jump address specification	●

* The timing for validity of the function set by each subfield differs.

- Valid from the same instruction.
- Valid from the next instruction.

3e

Figure 3. CNT Field of the Operation Instructions

26	25	24	23	22	21	20	19	18	17	16	15
0	0	M0		M1		DP0		DP1			
0	1	0	0	EA		DP0		DP1			
0	1	0	1	RP		M0		DP0		FC	
0	1	1	0	RP		M1		DP1		FC	
0	1	1	1	RP		M0		M1		L FC	
1	0	0	0	0		BASE0		BASE1		FC	
1	0	0	0	1		RPC		-		L FC	
1	0	0	1	0		-		EM		BM L FC	
1	0	0	1	1		RW		APM		L FC	
1	0	1	0	0		WT		-		L FC	
1	0	1	0	1		NF		WI		L FC	
1	0	1	1	0		FIS		FD		L -	
1	0	1	1	1		SHV					
1	1	0				RPS					
1	1	1				NAL					

83FM-7958A

P Field. The 2-bit P field specifies the input data to the P register object of the operation when a dyadic operation is executed. See table 3.

Table 3. P Field Contents

Mnemonic	P Field Bits 14-13	Input Data to P Register
IB	0 0	PU bus
M	0 1	*FMPY output data
RAM0	1 0	RAM0
RAM1	1 1	RAM1

* In the SRC field, M refers to M register data.

Q Field. The 3-bit Q field specifies one of the working registers, WR0 through WR7. See table 4.

- (1) A monadic (one-operand) operation is performed on the data in the working register specified by the Q field and the result is stored in the same working register.
- (2) A dyadic (two-operand) operation is performed on the data specified by the Q field and the P field, and the result is stored in the working register specified by the Q field.

Table 4. Q Field Contents

Mnemonic	Q Field Bits 12-10	Working Register
WR0	0 0 0	0
WR1	0 0 1	1
WR2	0 1 0	2
WR3	0 1 1	3
WR4	1 0 0	4
WR5	1 0 1	5
WR6	1 1 0	6
WR7	1 1 1	7

SRC Field. The 5-bit SRC field specifies the source register in a transfer instruction. Table 5 lists the 32 selections.

DST Field. The 5-bit DST field specifies the destination register in a transfer instruction. Table 6 lists the 32 selections.

Table 5. SRC Field Contents

Mnemonic	SRC Field Bits 9-5	Selected Register	*Bus
NON	0 0 0 0 0	Nonselection	—
RP	0 0 0 0 1	ROM pointer	Main
PSW0	0 0 0 1 0	Program status word0	Main
PSW1	0 0 0 1 1	Program status word1	Main
SVR	0 0 1 0 0	Shift value register	Main
SR	0 0 1 0 1	Status register	Main
LC	0 0 1 1 0	Loop counter	Main
STK	0 0 1 1 1	Stack	Main
M	0 1 0 0 0	# M register	PU
ML	0 1 0 0 1	Low 24 bits of M register	PU
ROM	0 1 0 1 0	Data ROM	Main
TR	0 1 0 1 1	Temporary register	Main
AR	0 1 1 0 0	Address register	Main
BR	0 1 1 0 1	Address base register	Main
DR	0 1 1 1 0	Data register	Main
MR	0 1 1 1 1	Mode register	Main
WR0	1 0 0 0 0	Working register0	PU
WR1	1 0 0 0 1	Working register1	PU
WR2	1 0 0 1 0	Working register2	PU
WR3	1 0 0 1 1	Working register3	PU
WR4	1 0 1 0 0	Working register4	PU
WR5	1 0 1 0 1	Working register5	PU
WR6	1 0 1 1 0	Working register6	PU
WR7	1 0 1 1 1	Working register7	PU
RAM0	1 1 0 0 0	RAM0	Main
RAM1	1 1 0 0 1	RAM1	Main
BP0	1 1 0 1 0	Base pointer0	Main
BP1	1 1 0 1 1	Base pointer1	Main
IX0	1 1 1 0 0	Index register0	Main
IX1	1 1 1 0 1	Index register1	Main
K	1 1 1 1 0	K register	Main
L	1 1 1 1 1	L register	Main

* Bus connected to selected register.

In the P field, M indicates FMPY output data.

Table 6. DST Field Contents


Mnemonic	DST Field Bits 4-0	Selected Register	*Bus
NON	0 0 0 0 0	Nonselection	—
RP	0 0 0 0 1	ROM pointer	Main
PSW0	0 0 0 1 0	Program status word0	Main
PSW1	0 0 0 1 1	Program status word1	Main
SVR	0 0 1 0 0	Shift value register	Main
SR	0 0 1 0 1	Status register	main
LC	0 0 1 1 0	Loop counter	Main
STK	0 0 1 1 1	Stack	Main
LKR0	0 1 0 0 0	L register (RAM0 to K register)	PU
KLR1	0 1 0 0 1	K register (RAM1 to L register)	PU
TRE	0 1 0 1 0	Exponent part of TR register	Main
TR	0 1 0 1 1	Temporary register	Main
AR	0 1 1 0 0	Address register	Main
BR	0 1 1 0 1	Address base register	Main
DR	0 1 1 1 0	Data register	Main
MR	0 1 1 1 1	Mode register	Main
WR0	1 0 0 0 0	Working register0	PU
WR1	1 0 0 0 1	Working register1	PU
WR2	1 0 0 1 0	Working register2	PU
WR3	1 0 0 1 1	Working register3	PU
WR4	1 0 1 0 0	Working register4	PU
WR5	1 0 1 0 1	Working register5	PU
WR6	1 0 1 1 0	Working register6	PU
WR7	1 0 1 1 1	Working register7	PU
RAM0	1 1 0 0 0	RAM0	Main
RAM1	1 1 0 0 1	RAM1	Main
BP0	1 1 0 1 0	Base pointer0	Main
BP1	1 1 0 1 1	Base pointer1	Main
IX0	1 1 1 0 0	Index register0	Main
IX1	1 1 1 0 1	Index register1	Main
K	1 1 1 1 0	K register	Main
L	1 1 1 1 1	L register	Main

* Bus connected to selected register.

Branch Instructions

Branch instructions specify unconditional jump, conditional jump, subroutine call, and return. Transfer processing can be performed at the same time. Figure 4 shows the format of the branch instruction and the long branch prefix instruction. The latter is used to extend the displacement value of the branch destination address.

Figure 4. Branch Instruction Format



B Field. The 4-bit B field indicating a branch instruction is always binary 1101.

NA Field. This field contains the 13-bit displacement value (+4096 to -4096) added to the current PC value to give the branch destination address.

NAH Field. This field contains a 3-bit prefix that is combined with the NA field of the immediately following branch instruction to create a 16-bit displacement value, +32K to -32K

C Field. The 5-bit C field specifies one of the 28 kinds of branch instructions described in table 7.

SRC Field. The 5-bit SRC field specifies the source register in a transfer (move) instruction. See table 5.

DST Field. The 5-bit DST field specifies the destination register in a transfer (move) instruction. See table 6.

Table 7. C Field Contents

Mnemonic	C-Field Bits 14-10	Branch Condition
JMP	0 0 0 0 0	Branch with no condition.
CALL	0 0 0 0 1	Subroutine call.
RET	0 0 0 1 0	Return
JNZRP	0 0 0 1 1	If ROM pointer is not zero.
JZ0	0 0 1 0 0	If zero flag0 is set.
JNZ0	0 0 1 0 1	If zero flag0 is reset.
JZ1	0 0 1 1 0	If zero flag1 is set.
JNZ1	0 0 1 1 1	If zero flag1 is reset.
JC0	0 1 0 0 0	If carry flag0 is set.
JNC0	0 1 0 0 1	If carry flag0 is reset.
JC1	0 1 0 1 0	If carry flag1 is set.
JNC1	0 1 0 1 1	If carry flag1 is reset.
JS0	0 1 1 0 0	If sign flag0 is set.
JNS0	0 1 1 0 1	If sign flag0 is reset.
JS1	0 1 1 1 0	If sign flag1 is set.
JNS1	0 1 1 1 1	If sign flag1 is reset.
JV0	1 0 0 0 0	If overflow flag0 is set.
JNV0	1 0 0 0 1	If overflow flag0 is reset.
JV1	1 0 0 1 0	If overflow flag1 is set.
JNV1	1 0 0 1 1	If overflow flag1 is reset.
JEV0	1 0 1 0 0	If exponent overflow flag0 is set.
JEV1	1 0 1 0 1	If exponent overflow flag1 is reset.
JIP0	1 1 0 0 0	If input port0 is on.
JIP1	1 1 0 0 1	If if input port1 is on.
JNZIX0	1 1 0 1 0	If index register0 is not zero.
JNZIX1	1 1 0 1 1	If index register1 is not zero.
JNZBP0	1 1 1 0 0	If base pointer0 is not zero.
JNZBP1	1 1 1 0 1	If base pointer1 is not zero.
PRE	1 1 1 1 1	Prefix for long branch


Note: A result is not assured if an object code not specified above is used.

Load Instructions

A load instruction consists of three fields as shown in figure 5. The register (or other element) specified by the DST field (table 5) is loaded with the 24-bit data contents of the IM field. The data path into the register is via the 24 mantissa bits of the main bus.

The LDI field is always binary 111.

Figure 5. Load Instruction Format



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

T_A = +25°C

Power supply voltage, V _{DD}	-0.5 to +6.5 V
Input voltage, V _I	-0.5 to V _{DD} + 0.5 V
Output voltage, V _O	-0.5 to V _{DD} + 0.5 V
Operating temperature, T _{OPT}	-10 to +70°C
Storage temperature, T _{STG}	-65 to +150°C

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Power supply voltage	V _{DD}	4.75	5.0	5.25	V
Low-level input voltage	V _{IL}	-0.3		+0.8	V
High-level input voltage	V _{IH}	2.2		V _{DD} + 0.3	V
Low-level clock input voltage	V _{ILC}	-0.3		+0.5	V
High-level clock input voltage	V _{IHC}	3.9		V _{DD} + 0.3	V

Capacitance

T_A = +25°C; V_{DD} = 0 V; f_c = 1 MHz

Parameter	Symbol	Typ	Max	Unit	Conditions
Input capacitance	C _I		10	pF	Unmeasured pins returned to 0 V
Output capacitance	C _O		20	pF	

DC Characteristics

$T_A = -10$ to $+70^\circ\text{C}$; $V_{DD} = 5\text{ V} \pm 5\%$

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Low-level output voltage	V_{OL}			0.45	V	$I_{OL} = 2.0\text{ mA}$
High-level output voltage	V_{OH}	$0.7 V_{DD}$			V	$I_{OH} = -400\text{ }\mu\text{A}$
Low-level input leakage current	I_{LIL}			-10	μA	$V_{IN} = 0\text{ V}$
High-level input leakage current	I_{LIH}			10	μA	$V_{IN} = V_{DD}$
Low-level output leakage current	I_{LOL}			-10	μA	$V_{OUT} = 0\text{ V}$
High-level output leakage current	I_{LOH}			10	μA	$V_{OUT} = V_{DD}$
Clock input current	I_{ICL}			400	μA	
Power supply current	I_{DD}		320	460	mA	$f_{CY} = 11.1111\text{ MHz}$

AC Characteristics

$T_A = -10$ to $+70^\circ\text{C}$; $V_{DD} = 5\text{ V} \pm 5\%$; $C_L = 100\text{ pF}$


Parameter	Symbol	Min	Max	Unit	Conditions
Clock Timing					
Clock cycle time	t_{CC}	90	1000	ns	Test points at 1.0 and 3.0 V
Clock high-level width	t_{WCH}	45	500	ns	
Clock low-level width	t_{WCL}	45	500	ns	
Clock rise time	t_{RC}		5	ns	
Clock fall time	t_{FC}		5	ns	
Instruction Read Timing					
Data setup time to CLOCK ↓	t_{SUIDC}	15		ns	When an instruction is read
Data hold time from address fixed	t_{HAID}	5		ns	
CLOCK ↓ to address delay time	t_{DCIA}		35	ns	
CLOCK ↓ to address hold time	t_{HCIA}	0		ns	
Data Read/Write Timing					
Data setup time to CLOCK ↑	t_{SUDC}	15		ns	Applies to external data memory access
Data hold time from \overline{RD} ↑	t_{HRD}	5		ns	
CLOCK ↓ to address delay time	t_{DCA}		35	ns	
CLOCK ↓ to address hold time	t_{HCA}	0		ns	
CLOCK ↑ to \overline{RD} ↓ delay time	t_{DCR}		25	ns	
CLOCK ↑ to \overline{RD} hold time	t_{HCR}	0		ns	
\overline{RD} low-level width	t_{WR}	70		ns	
CLOCK ↑ to \overline{WR} ↓ delay time	t_{DCW}		25	ns	
CLOCK ↑ to \overline{WR} hold time	t_{HCW}	0		ns	
\overline{WR} low-level width	t_{WW}	70		ns	
CLOCK ↑ to data delay time	t_{DCD}		45	ns	
CLOCK ↓ to output data hold time	t_{HCQ}	0		ns	
CLOCK ↓ to output float time	t_{DCDZ}		60	ns	
\overline{RD} , \overline{WR} recovery time	t_{RV}	70		ns	Continuous operation

AC Characteristics (cont)


Parameter	Symbol	Min	Max	Unit	Conditions
Interrupt, Reset Timing					
RESET setup time to CLOCK ↓	$t_{SURSTCL}$	30		ns	
RESET low-level width	t_{WRST}	$4t_{CC}$		ns	
NMI, INT input disable time from RESET ↑	$t_{DISRSTINT}$	$4t_{CC}$		ns	
NMI, INT low-level width	t_{WINT}	$3t_{CC}$		ns	
NMI, INT recovery time	t_{RWINT}	$3t_{CC}$		ns	
RESET ↓ to Hi-Z data float time	t_{DRSTDZ}		$3t_{CC}$	ns	
Hi-Z data fixed time	t_{DCLDV}		$3t_{CC} + t_{FC} + 30$	ns	
Input, Output Port Timing					
IP0, IP1 setup time to CLOCK ↓	t_{SUIP}	35		ns	
IP0, IP1 hold time from CLOCK ↓	t_{HIP}	35		ns	
CLOCK ↓ to OP0, OP1 delay time	t_{DOP}		40	ns	
BUSFREZ Timing					
BUSFREZ low-level width	t_{WBFR}	$3t_{CC}$		ns	
BUSFREZ setup time to CLOCK ↓	t_{SUBFR}	10		ns	
BUSFREZ input disable time from RESET ↑	$t_{DISRSTBFR}$	$4t_{CC}$		ns	
RESET release disable time from BUSFREZ ↑	$t_{DISBFRRST}$	$4t_{CC}$		ns	
CLOCK ↓ to data output float time	t_{DBFRDZ}		60	ns	
CLOCK ↓ to address output float time	t_{DBFRAZ}		60	ns	
CLOCK ↓ to data output delay time	t_{DBFRD}		45	ns	
CLOCK ↓ to address output delay time	t_{DBFRA}		40	ns	

Timing Waveforms


Voltage Thresholds for Timing Measurements



Clock Input




Instruction Read




3e


Data Read




Data Write



Read/Write




Interrupt, Reset




3e

Input/Output Port



BUSFREZ



63FM-7952B

μPD77230A and μPD77240 Comparison

Item	μPD77230A	μPD77240
1 Operation mode	Master and slave modes	Master mode Most functions are derived from 77230A master and slave mode functions.
2 Host I/O pins	\overline{CS} , \overline{HRD} , \overline{HWR} , \overline{RQM} , and I/O ₀ - I/O ₁₅	Not available Data input/output with another CPU is via the external data memory area.
3 Serial I/O pins	SICK, \overline{SIEN} , SI, SOCK, SORQ, \overline{SOEN} , and SO	Not available Data input/output with another device is via the external data memory area.
4 Low-speed area of external data memory	External data memory access timing is divided by the memory address into two parts: • High-speed access area requiring two instruction cycles per read or write operation. • Low-speed access area requiring four instruction cycles per read or write operation.	All external data memory accesses can be made in two instruction cycles.
5 External clock	External clock, if required, must be twice the internal clock frequency. Internal clock can be controlled by an external crystal.	External clock must be the same frequency as the internal clock.

μPD77230A and μPD77240 Comparison (cont)

Item	μPD77230A	μPD77240	
6	RDY function	Available	Not available All external data memory accesses are terminated in two instruction cycles.
7	Instruction cycle	150 ns max (6.66 MHz)	90 ns max (11.11 MHz)
8	External memory pins	Pins D ₀ - D ₃₁ and A ₀ - A ₃₁ serve external instruction memory and data memory. While a program in instruction memory is being executed, data memory cannot be accessed.	Pins ID ₀ - ID ₃₁ and IA ₀ - IA ₁₅ serve external instruction memory; pins D ₀ - D ₃₁ and A ₀ - A ₂₃ serve external data memory. While a program in instruction memory is being executed, data memory can be accessed.
9	Instruction memory area	6K words max On-chip memory: 2K words External addition: 4K words max	64K words max On-chip memory: 2K words External addition: 62K words max
10	External data memory area	8K words (32K bytes) max 4K words are shared with external instruction memory	16M words (64M bytes) max All words are dedicated to data memory.
11	Address and library program of on-chip instruction memory	0H to 7FFH: user programmable	F800H to FFFFH: library program is loaded. • Primary math functions (sin, exp, etc.) • Vector matrix operation library
12	Loop counter (LC)	10-bit configuration 10-bit down counter	32-bit configuration High-order 22-bit latch + low-order 10-bit down counter. In decrement by DECLC instruction, only the low-order 10-bit data changes.
13	Branch operation	Absolute address branch • Branch instructions (JMP and others): branch to all areas (0H to 7FFH, 1000H to 1FFFH) • CNT field NAL bit (JBLK): branch in block every 200H. When PC = 470H, branch to 400H to 5FFH.	Relative address branch • Branch instructions (JMP and others): PC ← current PC + jdisp (jdisp; signed displacement -4096 to 4095). When PC = 1470H, branch to 470H to 246FH. • Long branch prefix instruction (PRE instruction): branch to all address areas (0H to FFFFH) in combination with the above branch instruction. • CNT field NAL bit (JBLK): PC ← current PC + jdisp (jdisp; signed displacement -256 to +255). When PC = 470H, branch to 370H to 46FH.
14	NMI, INT interrupt address	NMI: subroutine call at address 10H. INT: subroutine call at address 100H.	NMI: subroutine call at address 4H. INT: subroutine call at address 8H.
15	SVR (shift value register)	When the hardware is reset, the register contents are undefined.	Initialized to 00H by hardware reset.
16	Package	68-pin PGA	132-pin PGA
17	V _{DD} and GND pins	3 V _{DD} pins; 3 GND pins	7 V _{DD} pins; 8 GND pins
18	General-purpose input and output ports	Input: P0, P1 Output: P2, P3 Data at the output ports is set by bits P2 and P3 in the CNT field	Input: IP0, IP1 Output: OP0, OP1 Data at the output ports is set by transferring bits OP0 and OP1 from the status register.
19	Hardware reset timing	Interrupt input is disabled in three instruction cycles after hardware reset.	Interrupt input is disabled in four instruction cycles after hardware reset.
20	$\overline{RD}/\overline{WR}$ signal	Active low for 1.5 instruction cycles. When "MOV WRO, DR RD;" is executed, the WRO contents are undefined.	Active low for 1 instruction cycle. When "MOV WRO, DR RD;" is executed, the DR contents are transferred to WRO before RD instruction execution.
21	Address port in $\overline{RD}/\overline{WR}$ operation	AR contents cannot be changed in execution of $\overline{RD}/\overline{WR}$ instruction.	AR contents can be changed in execution of $\overline{RD}/\overline{WR}$ instruction (read/write operations are carried out with the contents before change).



μPD77230A AND μPD77240 COMPARISON (cont)

Item	μPD77230A	μPD77240
22	<p>Timing when data transferred to address register AR becomes valid</p> <p>The data becomes valid when the external data memory address from the next instruction cycle of data is transferred to AR. Example: LDI AR, 1000H; RD; Contents at address 1000H of the external data memory can be read to DR. Data in CNT field operations becomes valid from the next instruction cycle of the executed instruction cycle.</p>	<p>The data becomes valid when the external data memory address from the second instruction cycle of data is transferred to DR. Example: LDI AR, 1000H; NOP; RD; Contents at address 1000H of the external data memory can be read to DR. Data in CNT field operations becomes valid from the next instruction cycle of the executed instruction cycle.</p>
23	<p>Status register SR</p> <p>The following statuses are indicated/set:</p> <ul style="list-style-type: none"> • Error status (6-bit configuration) • Operation mode (master/slave) • Bus transfer format in slave mode • Serial input/output format • Interrupt status 	<p>The following statuses are indicated/set:</p> <ul style="list-style-type: none"> • Error status (1-bit configuration) • General-purpose output port data • Interrupt status
24	<p>Base register BR</p> <p>Not available</p>	<p>Available: 32-bit general-purpose register. Since a special instruction for addition to address register AR is available (STRAR: AR ← AR + BR), the BR is most suitable for an AR operation register.</p>
25	<p>Mode register MR</p> <p>Not available</p>	<p>Available: 32-bit general-purpose register for internal operation status set/read. The MR supports the following internal functions:</p> <ul style="list-style-type: none"> • RAM0 and RAM1 address pointer • BP0 and BP1 modulo counter • Data ROM direct addressing address • Data ROM addressing method • RP 2ⁿ addition • PSW selection • CVT instruction format conversion • NORM instruction normalization • Format for data transfer with PU bus and working register
26	<p>BUSFREZ pin</p> <p>Not available</p>	<p>Available. The external data memory pins (D₀ - D₃₁ and A₀ - A₂₃) can be set to high impedance by setting this pin to low level. The BUSFREZ pin is used for data exchange with the host CPU via the external data memory.</p>
27	<p>APM bit</p> <p>Index registers IX0 and IX1 and address register AR cannot be operated at the same time.</p>	<p>Index registers IX0 and IX1 and address register AR can be operated at the same time. Example: INCARDX0 ; AR ← AR + 1, IX0 ← IX0 - 1 The APM bit is useful to transfer data between the external data memory and RAM0 or RAM1.</p>

Description

The μPD77810 is a CMOS 16-bit signal processor designed for modem applications. It provides a compact digital signal processing system for modulation and demodulation and features low power consumption and high reliability at low cost. The μPD77810 consists of a dual processor and a modem function block. The dual processor comprises a μPD77C25 digital signal processor (DSP) and μCOM78K/I general purpose processor (GPP).

The μPD77810 is software compatible with both the μPD77C25 and μCOM78K/I families.

Features

- Dual Processor
 - DSP (μPD77C25)
 - Minimum instruction execution time (181 ns with 5.5296 MHz clock)
 - Dedicated built-in 16-bit multiplier (31 bits)
 - Instruction ROM (2048 words x 24 bits)
 - Data ROM (1024 words x 16 bits)
 - Data RAM (256 words x 16 bits)
 - GPP (μCOM78K/I)
 - Minimum instruction execution time (362 ns with 5.5296 MHz clock)
 - Memory mapped built-in peripheral hardware (special function register)
 - Powerful interrupt functions
 - Non-maskable interrupt (1 type)
 - Maskable interrupt (9 types)
 - Internal ROM (16,384 words x 8 bits)
 - Internal RAM (192 words x 8 bits)
 - Control RAM (16 words x 8 bits)


- Modem Function Block
 - Built-in scrambler and descrambler CCITT V Series Recommendations
 - Built-in hardware for the V.22, V.22bis, V.26, V.27, V.27bis, V.27ter, V.29 and V.32
 - Built-in transmit and receive PLLs (TxPLL and RxPLL)
 - Built-in synchronous/asynchronous serial communication interfaces (ASC, SAC, and UART)
 - Built-in A/D and D/A converter serial interfaces (8 or 16 bits)
- Software Compatibility
 - DSP (μPD77C25)
 - Compatible at assembler source program level
 - Upward compatible with the μPD7720 at assembler source program level
 - GPP (μCOM78K/I)
 - Compatible at assembler source program level
- Built-in clock generator (11.0592 MHz)
- CMOS
- Single +5 V power supply
- 68-pin PLCC
- 68-pin PGA

Ordering Information

Part Number	Package Type
μPD77810L	68-pin PLCC
μPD77810R	68-pin PGA


Pin Configurations

68-Pin PLCC



83ML-5819B

68-Pin PGA



83ML-5904B

Pin Identification

Symbol	I/O	Function
General-Purpose Parallel Port		
A ₀ -A ₃ / PC ₀ -PC ₃	In	Address A0 to A3: Address input. Used to specify the C-RAM address.
\overline{CS} / \overline{PC}_4	In	Chip Select: Chip Select Input.
D ₀ -D ₇ / PD ₀ -PD ₇	I/O	Data Bus D ₀ -D ₇ : Data Bus. When specified as a bus by the PCMR register, D ₀ -D ₇ are used as a tri-state data bus. In this case, port C is used as an address bus or control bus, or inputs a Chip Select signal.
PA ₀ -PA ₇	I/O	Port A: 8-bit general-purpose I/O port. I/O is selectable on a four-bit basis. It can be specified by the PTMR register.
PB ₀ -PB ₇	I/O	Port B: 8-bit general-purpose I/O port. I/O is selectable on a two-bit basis. It can be specified by the PTMR register.
PC ₀ -PC ₆	I/O	Port C: 7-bit general-purpose I/O port. I/O is selectable as a general-purpose I/O port on a bit basis. Port C inputs an address or a read/write signal from the host computer when port D is used as the bus. I/O can be specified by the PCMR register.
PD ₀ -PD ₇	I/O	Port D: 8-bit general-purpose I/O port. I/O is selectable as a general-purpose I/O port on a bit basis. It can be specified by the PDMR register. Port D has a data bus function, transferring data to and from an external unit in the 16-byte C-RAM space. The bus/port can be specified by the PCMR register.
PE	In	Port E: 1-bit general-purpose input port.
PF ₀ -PF ₂	Out	Port F: 3-bit general-purpose input port.
\overline{RD} / \overline{PC}_5	In	Read Strobe: Used to input Read Strobe from the host computer.
\overline{WR} / \overline{PC}_6	In	Write Strobe: Used to input Write Strobe from the host computer.
General-Purpose Serial Port		
S11	In	Serial Input 1: General-purpose serial input pin (16 bits). The pin reads data input to $\overline{S11}$ in synchronization with the rising edge of the \overline{STCK} serial clock when the $\overline{S1EN}$ pin is 0.
\overline{STCK}	In	Serial Clock for S11 and SO1: Input pin for S11 and SO1 serial clock. The I/O serial data is in synchronization with \overline{STCK} .
$\overline{S1EN}$	In	Serial Input 1 Enable: S11 serial input enable pin. When this pin is 0, S11 serial input is enabled.
SO1	Out	Serial Output 1: General-purpose serial output pin (16 bits). The pin outputs data in synchronization with the falling edge of the \overline{STCK} serial clock when the \overline{SOTEN} pin is 0.

Symbol	I/O	Function
General-Purpose Serial Port (cont)		
\overline{SOTEN}	In	Serial Output 1 Enable: Enable pin for SO1 serial input. When this pin is 0, SO1 serial output is enabled.
SO1RQ	Out	Serial Output 1 Request: Request pin for SO1 serial output. This pin is set to 1 when a serial output instruction to SO1 is executed. When inverted, SO1RQ can be input to \overline{SOTEN} .
SO2	Out	Serial Output 2: DSP serial output pin (16 bits). This pin outputs serial data with an instruction in synchronization with the falling edge of the \overline{ADCK} serial clock when SO2ST is 1.
SO2ST	Out	Serial Output 2 Strobe: Request pin for SO2 serial output. This pin is set to 1 when a serial output instruction to SO2 is executed.

A/D and D/A Serial Interface

\overline{ADCK}	Out	A/D Serial Clock: A/D conversion serial clock. Data is input to the ADIN pin in synchronization with the falling edge of the \overline{ADCK} .
ADIN	In	A/D Data Input: Input pin for A/D conversion data. Data input to this ADIN pin is input from MSB in synchronization with the rising edge of the \overline{ADCK} serial clock when ADST is 1. The ADIN pin is serial input of the DSP portion.
ADST	Out	A/D Start Strobe: Output pin for A/D conversion start strobe. This ADST pin is enable signal for the ADIN serial input. It can combine receive PLL with \overline{ADCK} .
\overline{DACK}	Out	D/A Serial Clock: D/A conversion serial clock. Data is output from the DAOT pin in synchronization with the falling edge of \overline{DACK} .
DALD	Out	D/A Data Load Strobe: Output pin for D/A conversion load strobe. This pin can combine transmit PLL together with \overline{DACK} .
DAOT	Out	D/A Data Output: Output pin for D/A conversion data. The pin outputs D/A conversion data from MSB in synchronization with the falling edge of the \overline{DACK} serial clock when DALD pin output is 1.

Serial Control

RBAUD (PG ₀)	I/O	RX Baud Rate Clock: Received data baud rate clock output. This pin is also used as an input port (PG ₀) depending on the PLLMR1 mode setting.
RT	Out	RX Clock: Received data bit rate clock output.
RxD	Out	Received Data: Received data serial output or output port. The received data is output from LSB using the bit string synchronous to the RT received clock as a start-stop signal.

Pin Identification (cont)

Symbol	I/O	Function
Serial Control (cont)		
SBAUD	I/O	TX Baud Rate Clock: Transmitted data baud rate clock output. This pin is also used as an input port (PG ₁) depending on the PLLMR1 mode setting.
STEXT	In	TX Clock External: Transmitted data bit rate clock input.
STINT	Out	TX Clock Internal: Transmitted data bit rate clock output.
TxD	In	Transmitted Data: Transmitted data serial input or input port. The transmitted data is input from LSB using the start-stop signal input to the TxD pin as a transmit clock or in synchronization with STINT or STEXT.

Circuit Control

CLKO	Out	Clock Out: CLKO is a 3.6864 MHz (50% duty) output pin, one third of a system clock (11.0592 MHz).
INT	In	Interrupt: Maskable interrupt input. The interrupt address is 14H.
RST	In	Reset: Low-level active system reset input. RST takes priority over any other operations. After reset, the GPP and DSP start programs from address 0.
X1	In	Crystal oscillator (11.0592 MHz ± 100 ppm) connector.
X2	Out	
V _{DD}		Power Supply: +5 V ± 10%.
GND		Ground: GND (common).

Absolute Maximum Ratings

T _A = 25 °C	
Supply voltage, V _{DD}	- 0.5 to +7.0 V
Input voltage, V _I	- 0.5 to V _{DD} + 0.5 V
Output voltage, V _O	- 0.5 to V _{DD} + 0.5 V
Operating temperature, T _{OP} T	- 10 to +70 °C
Storage temperature, T _{ST} G	- 65 to +150 °C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

Capacitance

T_A = 25 °C; V_{DD} = 0 V

Parameter	Symbol	Min	Max	Unit	Conditions
X1, SCK capacitance	C _φ		20	pF	f _C = 1 MHz. All pins are grounded except measuring pins.
Input capacitance	C _I		20	pF	
Output capacitance	C _O		20	pF	

DC Characteristics

T_A = - 10 to +70 °C; V_{DD} = +5 V ± 10%; f_{OSC} = 11.0592 MHz

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input voltage, low	V _{IL}	- 0.3		0.8	V	
Input voltage, high	V _{IH}	2.2		V _{DD} + 0.3	V	
X1 input voltage low	V _{ILC}	- 0.3		0.8	V	
X1 input voltage high	V _{IHC}	2.2		V _{DD} + 0.3	V	
Output voltage low	V _{OL}			0.45	V	I _{OL} = 2.0 mA
Output voltage, high	V _{OH}	0.7	V _{DD}		V	I _{OH} = - 400 μA
Input leak current, low	I _{LIL}			- 10	μA	V _I = 0 V
Input leak current, high	I _{LIH}			10	μA	V _I = V _{DD}
Output leak current, low	I _{LOL}			- 10	μA	V _O = 0.47 V
Output leak current, high	I _{LOH}			10	μA	V _O = V _{DD}
Supply current	I _{DD}		80		mA	

AC Characteristics

$T_A = -10$ to $+70$ °C; $V_{DD} = +5$ V \pm 10%


Parameter	Symbol	Min	Typ	Max	Unit	Conditions
X1 cycle time	t_{CYC}		90		ns	11.0592 MHz \pm 100 ppm
X1 pulse width, high	t_{CCH}		35		ns	
X1 pulse width, low	t_{CCL}		35		ns	
X1 rise time	t_{CR}			10	ns	(Note 4)
X1 fall time	t_{CF}			10	ns	
CLKO cycle time	t_{COCY}		271		ns	
CLKO width, high	t_{COCH}		115		ns	
CLKO width, low	t_{COCL}		115		ns	
Address set time for \overline{RD}	t_{AR}	0			ns	
Address hold time for \overline{RD}	t_{RA}	0			ns	
\overline{RD} width	t_{RR}	170			ns	
Data access time \overline{RD}	t_{RD}		110		ns	$C_L = 100$ pF
Data float time for \overline{RD}	t_{DF}	0		50	ns	$C_L = 20$ pF, $R_L = 2$ kΩ
Access set time for \overline{WR}	t_{AW}	0			ns	
Address hold time for \overline{WR}	t_{WA}	0			ns	
\overline{WR} pulse width	t_{WW}	150			ns	
Data set time \overline{WR}	t_{DW}	100			ns	
Data hold time \overline{WR}	t_{WD}	0			ns	
\overline{RD} and \overline{WR} recovery time	t_{RV}	180			ns	
\overline{ADCK} cycle time	t_{ADCY}		1065		ns	
\overline{ADCK} pulse width, high	t_{ADCH}		532		ns	
\overline{ADCK} pulse width, low	t_{ADCL}		532		ns	
\overline{DACK} cycle time	t_{DACY}		1085		ns	
\overline{DACK} pulse width, high	t_{DACH}		532		ns	
\overline{DACK} pulse width, low	t_{DACL}		532		ns	
Serial I/O request delay time	t_{DRQ}	50		150	ns	
Serial input set time for \overline{SCK}	t_{DC}	50			ns	
Serial input hold time for \overline{SCK}	t_{CD}	30			ns	
SO1EN set time for \overline{SCK}	t_{SOC}	50			ns	
SO1EN hold time for \overline{SCK}	t_{CSO}	30			ns	
Serial output delay time for \overline{SCK}	t_{DCK}			60	ns	
Serial output hold time for \overline{SCK}	t_{HCK}	0			ns	
Serial output float time for \overline{SCK}	t_{HZCK}			60	ns	
Reset pulse width	t_{RST}	10			μs	
INT pulse width	t_{INT}	8		t_{CYC}		

Notes:


- (1) \overline{SCK} includes $\overline{S1CK}$, \overline{ADCK} , and \overline{DACK} .
- (2) Serial input includes ADIN and S11.
- (3) Serial output includes DAOT, SO1, and SO2.
- (4) Voltage at timing measuring point: 1.0 V and 3.0 V.

Timing Waveforms


Clock




Reset




Interrupt



Read Operation




Write Operation




Timing Waveforms (cont)

Read/Write Cycle Timing




A/D Serial Input




3f

D/A Serial Output




Timing Waveforms (cont)


Serial Input SI1




Serial Output SO1



Serial Output SO2



Block Diagram



3f

μPD77810

μPD77810 Functional Units

The μPD77810 contains the following functional units:

- DSP (μPD77C25)
- GPP (μCOM78K/I)
- Modem Function Block
 - Timers: WDTMR and TMR
 - Control RAM
 - Scrambler and Descrambler
 - UART, SAC, and ASC
 - Phase-Locked Loops: TxPLL and RxPLL
 - Interface to A/D and D/A
 - Serial I/O
 - Parallel I/O

Figure 1 shows an overview of the μPD77810. Figure 2 shows the functional pin groups of the μPD77810.

DSP FUNCTIONAL DESCRIPTION

Figure 3 is the block diagram of the DSP. The DSP consists of the following:

- Multiplier
- ALU Peripheral
- Data Memory with Data ROM and RAM
- Instruction ROM
- Parallel Interface
- Serial Interface
- G-bus Interface

Figure 1. Overview of the μPD77810





Figure 2. Functional Pin Groups of the μPD77810



Differences Between the μPD77810 and μPD7720 and μPD77C25 Families.

The DSP was designed on the basis of the μPD7720 and μPD77C25 16-bit signal processor families, allowing the μPD77810 to be compatible with these families at the assembler source program level. Table 1 lists the differences between the μPD77810 and the μPD7720 and μPD77C25 families.

DSP Internal Functions

Instruction ROM. The instruction ROM is a 2048 word x 24 bit mask programmable ROM that stores programs. Its addressing is generated by the Program Counter (PC).

Program Counter [PC]. The program counter is an 11-bit binary counter that addresses the instruction ROM. The PC is incremented during every instruction fetch cycle and instructions are read from the ROM sequentially. When a jump or subroutine call instruction is executed, the contents of the address field (NA field) of the instruction are transferred to the PC. When a return instruction is executed, the contents of the stack register are transferred to the PC and when an interrupt is issued, the fixed address 100H is transferred. During a reset, the PC is set to the start address 000H.


Stack. The 4 x 11 bit stack memory stores the return address when a subroutine call instruction is executed or an interrupt is issued. It has a four-level last-in first-out (LIFO) memory. When a return instruction is executed, the return address is read from the stack memory to the PC.

RAM. The 256 word x 16 bit RAM stores data. Its address is set by the data pointer (DP). Data is transferred between the RAM and internal data bus and also to the ALU P input. Data at the RAM address specified as DP₆ = 1 can be directly output to the K register.

Data Pointer [DP]. The 8-bit data pointer specifies the RAM address. The DP is connected to the low-order eight bits of the internal data bus and is transferred to and from other registers via the bus.

3f

Figure 3. DSP Block Diagram



83ML-5834B

Table 1. Differences Between the μPD77810 and the μPD7720 and μPD77C25 Families

Member	μPD7720	μPD77C25	μPD77810 DSP
Memory	Instruction ROM	512 x 23 bits	2048 x 24 bits
	Data ROM	510 x 13 bits	1024 x 16 bits
	RAM	128 x 16 bits	256 x 16 bits
Registers	PC	9 bits	11 bits
	STACK	9 bits x 4 levels	11 bits x 4 levels
	RP	9 bits	10 bits
	RO	13 bits	16 bits
	DP	7 bits	8 bits
	Additional register		TRB
Instruction length	23 bits (DP _H /M field, 3 bits)	24 bits (DP _H /M field, 4 bits)	24 bits (DP _H /M field, 4 bits)
	Additional instruction		JDPLNO JDPLNF M8-MF (DP modified)

Table 1. Differences Between the μPD77810 and the μPD7720 and μPD77C25 Families (cont)

Member	μPD7720	μPD77C25	μPD77810 DSP
DMA mode	Available	Available	Unavailable
Operation clock (instruction cycle)	8.192 MHz (244 ns)	8.192 MHz (122 ns)	5.5296 MHz (181 ns)
Other			<ul style="list-style-type: none"> SR (status register) bits 0 and 1 have been changed to R_XPLL decremental data setting port output. SR (status register) bit 11 has been changed to USFO.

The high-order four bits (DP_H) of DP can be modified by exclusive OR of four bits of the DP_H/M field in an instruction.

The low-order four bits (DP_L) of DP are assigned to an increment/decrement counter. The DP increments, decrements, or clears DP_L field of an instruction.

Data ROM. The 1024 word x 16 bits mask ROM stores fixed data; for example, digital filter coefficients and data used to decode μ-law or A-law compressed non-linear data. The data ROM address is set by the RP register. ROM data is output to the internal data bus via the RO register.

Addresses 0 and 1 that were not accessible to the μPD7720 family user are available for the μPD77810.

ROM Pointer [RP]. The ROM pointer specifies the data ROM address. RP consists of a 10-bit decrement counter. It can transfer data to and from the low-order ten bits of the internal data. The RP register can be decremented by the RPD_{CR} bit of an instruction.

ROM Output Buffer [RO]. The ROM output buffer (RO) is a 16-bit register that stores the ROM output data. RO data is output to the internal data bus or directly output to the L register.

Multiplier. The parallel multiplier using the Second Order Booth algorithms multiplies 16-bit data of two's compliments notation. The result is a sign bit plus 30 bits of data. The sign bit plus the low-order 15 bits are output to the M register and the lower-order 15 bits without the sign bit are output to the high-order of the N register. Bit 0 of the N register is set to 0. The multiplier inputs data from the K and L registers.

K and L Registers. The K and L registers are 16-bit registers that store the multiplier and multiplicand that are to be input to the multiplier. The K register also inputs RAM output data and the L register inputs data ROM output data. Immediately after input data is set in the K and L registers, it is input to the multiplier for processing.

M and N Registers. The M and N registers are multiplier output registers. Of the multiplier result, the signed bit and the high-order 15 bits are output to the M register and the low-order 15 bits are output to the high-order of the N register. Bit 0 of the N register is set to 0. The M and N register output is connected to the ALU P input.

ALU, ACCA and ACCB. The ALU is a 16-bit arithmetic and logical unit, which performs the following operations for its P and Q data inputs:

- OR
- AND
- XOR (Exclusive OR)
- SUB
- ADD
- Shift [ACCA, ACCB only]
- 1's complement [ACCA, ACCB only]

P input: RAM, internal data bus, M register, N register, shift register, 0000H

Q input: ACCA, ACCB

ACCA and ACCB are 16-bit registers that store the result of the ALU operation. It can also input data from the internal data bus. The ASL bit of an instruction specifies whether the ALU output is input to ACCA or ACCB. Register data can be output to the internal data bus or to the shift register together with the ALU Q input.

Shift. The shift register shifts 16-bits of data that is input from $A_{CC}A$ and $A_{CC}B$. One-bit right shifting, left shifting on one-, two, and four bit basis, and 8-bit replacement are available.

Flag A and Flag B Registers. Flag A is a register used to store flags generated when $A_{CC}A$ is selected. Similarly, flag B is the register which stores flags when $A_{CC}B$ is selected. Table 2 shows the flags changed by the results of ALU operations. The flag A and flag B register contain flag bits as shown below.

FLAG A	SA1	SA0	CA	ZA	OVA1	OVA0
--------	-----	-----	----	----	------	------

FLAG B	SB1	SB0	CB	ZB	OVB1	OVB0
--------	-----	-----	----	----	------	------

CA and CB [Carry]: CA and CB are flags that store the carries that occur from the results of an operation. The operations are SUB, ADD, SBB, ADC, DEC, and INC.

ZA and ZB [Zero]: When data to be stored in the A_{CC} is 0 after an operation, excluding NOP, a 1 is set in the ZA or ZB flag.

SA0 and SB0 [Sign 0]: SA0 and SB0 store the MSB of the data to be stored in A_{CC} , when an operation excluding NOP is executed.

OVA0 and OVB0 [Overflow 0]: OVA0 and OVB0 store the exclusive ORed results of carries that occur in ALU bits 15 and 14 when SUB, ADD, SBB, ADC, DEC, or INC is executed.

OVA1 and OVB1 [Overflow 1]: OVA1 and OVB1 flags are designed for effective overflow processing from the results of up to three operations. The operations are SUB, ADD, SBB, ADC, DEC, and INC.

SA1 and SB1 [Sign1]: SA1 and SB1 are used in conjunction with OVA1 and OVB1 flags. The flags are designed for effective overflow processing and indicate the direction in which the overflow occurred.

Table 2. Flags Changed by Results of ALU Operations

Mnemonic	SA1/ SB1	SA0/ SB0	CA/ CB	ZA/ ZB	OVA1/ OVB1	OVA0/ OVB0
NOP	●	●	●	●	●	●
OR	X	\$	0	\$	0	0
AND	X	\$	0	\$	0	0
XOR	X	\$	0	\$	0	0
SUB	\$	\$	\$	\$	\$	\$
ADD	\$	\$	\$	\$	\$	\$
SBB	\$	\$	\$	\$	\$	\$
ADC	\$	\$	\$	\$	\$	\$
DEC	\$	\$	\$	\$	\$	\$
INC	\$	\$	\$	\$	\$	\$
CMP	X	\$	0	\$	0	0
SHR1	X	\$	\$	\$	0	0
SHL1	X	\$	\$	\$	0	0
SHL2	X	\$	0	\$	0	0
SHL4	X	\$	0	\$	0	0
XCHG	X	\$	0	\$	0	0

Symbols:

\$ = The flag is changed by the result of operation.

● = The flag remains unchanged.

0 = Flag is reset.

X = Undefined

Temporary Register [TR and TRB]. TR and TRB are 16-bit general-purpose registers that can be used to latch data temporarily.

Sign Register [SGN]. The SGN register stores 8000H when the SA1 flag is 0 and 7FFFH when it is 1. If an overflow occurs, overflow correction can be performed with only one instruction.

Status Register [SR]. The SR register stores interface information for the GPP. Internally, it is handled as a 16-bit register. Of the 16 bits of data, eight bits can be read by the GPP by specifying the SFR address FF62H or FF6H.

The SR register consists of 16-bits as shown below.

MSB							LSB	
RQM	USF2	USF1	DRS	USFO	DRC	SOC	SIC	
MSB							LSB	
EI	0	0	0	0	0	RF1	RF0	

RF0 and RF1: RF0 and RF1 correspond to output ports RF0 and RF1. The values set in the bits are output directly to the ports.

Bits RF0 and RF1 specify the value to be set in the decremter in RxPLL of the modem function block.

EI [Enable Interrupt]: The EI bit specifies whether an interrupt request input to the INT pin is enabled.

- 0 = Disabled
- 1 = Enabled

SIC [SI Control]: The SIC bit specifies the length of serial data to be input to the ADIN A/D conversion input pin.

- 0 = Serial input data is 16 bits
- 1 = Serial input data is 8 bits

SOC [SO Control]: The SOC bit specifies the length of serial data to be output to the SO serial output pin.

- 0 = Serial output data is 16 bits
- 1 = Serial output data is 8 bits

DRC [DR Control]: The DRC bit sets the DR register configuration for GPP as eight or 16 bits.

- 0 = The DR register is treated as a 16-bit register
- 1 = The DR register is treated as a 8-bit register.

DRS [DR Status]: The DRS bit indicates the DR register transfer status.

- 0 = End of data transfer
- 1 = Data is being transferred

When DRC = 1, the DRS bit is always set to 0.

USF0, USF1, and USF2 [User's Flag]: USF0, USF1, and USF2 are flag bits which can be used freely. They are used as a status bit in an interface with an external unit.

Request for Master [RQM]: RQM is a flag bit used to transfer data between the DR register and GPP.

Data Register [DR]. DR is a 16-bit register used to transfer data to and from the GPP. One of its sides is connected to the 8-bit bus and reads or writes data from an external unit in two operations. Internally, it transfers data in one operation (16 bits). When the DR register is defined as an 8-bit register by the DRC bit, only the low-order eight bits of DR can be transferred.

Serial Input Register [SI]. The SI register inputs serial data from an external unit. Serial data is input to DSP ADSI from the ADIN pin at the rising edge of the ADCK serial clock, converted to parallel data by SI, and output

to the internal data bus with an instruction. Serial data can be handled from either the LSB or MSB.

Serial Output Register [SO]. The SO register loads parallel data to be output from the internal data bus, converts to serial data, and outputs to an external unit. Serial data can be handled from the either the LSB or MSB. It is output at the rising edge of the ADCK serial clock.

Interrupt. An interrupt is accepted with an instruction from the GPP, when interrupt is enabled (EI bit of SR register = 1). Program control jumps to the interrupt address 100H and executes an interrupt process.

Reset [RST]. \overline{RST} initializes the following by SFR INTDSP0 (0) of the GPP:

- PC
- Flags A and B
- SR register
- ADSI ASK flag and SO ACK flag

DSP Instructions

All DSP instructions consist of a single 24-bit word. Four types of instructions are available and are distinguished by the OP code which are the highest two bits of an instruction.

- OP instruction: Normal operations and transfer
 - RT instruction: Return instruction
 - JP instruction: Jump instructions including unconditional jump, conditional jump, and subroutine call
 - LD instruction: Immediate data load instruction
- See table 3 for DSP instruction codes.

OP Instruction. The OP instruction has the following functions:

- Performs operations specified by six fields and two bits.
- Increments the current address set in the program counter by one.

23		22		21		20		19		18		17		16			
0		0		P-Select		ALU											
15			14			13			12			9			8		
ASL			DPL			DPH/M			RP			DCR					
7				4				3				0					
SRC								DST									

P-SELECT Field: The P-SELECT field selects ALU P input. See table 4 for P-SELECT field specifications.

ALU Field: The ALU field specifies an ALU operation. See table 5 for ALU field specifications.

ASL [A_{CC} Selection] Bit: The ASL bit specifies whether A_{CCA} or A_{CCB} is selected to the ALU input/output. See table 6 for ASL bit specifications.

DP_L Field: The DP_L field specifies the operation of the low-order four bits of the data pointer. The changed DP_L is valid from the next instruction. See table 7 for DP_L field specifications.

DP_H/MP [DP_H Modify] Field: The DP_H/M field modifies the high-order four bits of the data pointer. The OP instruction performs exclusive OR of DP_H four bits with the value in the field for each bit. The modified DP_H value is valid from the next instruction. See table 8 for DP_H/M field specifications.

RPDCR [RP Decrement] Bit: The RPDCR bit specifies whether RP data is decremented or not decremented. The decremented value is valid from the next instruction. See table 9 for RPDCR bit specifications.

SRC [Source] Field: The SRC field specifies the register that outputs data to the internal data bus. See table 10 for SRC field specifications.

DST [Destination] Field: The DST field specifies the register that inputs data from the internal data bus. This is source data from the register specified in the SRC field. See table 11 for DST field specifications.

RT Instruction. The RT instruction has the following functions:

- Performs operations specified by six fields and two bits, similar to the OP instruction. Therefore, RT has the same function as that of the OP instruction.
- Sets the program counter as the stacked return address. See table 4 through table 11 for RT instruction specifications.

23	22	21	20	19	16
01		P-Select		ALU	
15	14	13	12	9	8
ASL		DP _L		RPDCR	
		4		3	
7		SCR		DST	

JP Instruction. The JP instruction includes three functions, such as unconditional jump, conditional jump, and subroutine call.

23	22	21	12	11	2	1	0
10		BRCH			NA		

BRCH (Branch) Field: The BRCH field selects the instruction to be executed from unconditional jump, conditional jump, and subroutine call. See table 12 for BRCH field specifications.

NA (Next Address) Field: The NA field specifies the address of the jump destination. See table 13 for NA field specifications.

LD Instruction. The LD instruction transfers immediate data to the specified register.

23	22	21	6	5	4	3	0
11		ID			DST		

ID (Immediate Data) Field: The 16-bit ID field sets immediate data. Immediate data is transferred to the register specified in the DST field. See table 14 for ID field specifications.

DST (Destination) Field: The DST field specifies the register where data in the ID field is transferred. The DST field is the same as that of the OP instruction. See table 11 for DST field specifications.

Table 3. DSP Instruction Codes

Instruction	OP Field		Meaning
	23	22	
OP	0	0	Operation and transfer
RT	0	1	Return
JP	1	0	Jump
LD	1	1	Immediate data loading

Table 4. P-Select Field Specifications

Mnemonic	P-Select Field		ALU-P Input*
	21	20	
RAM	0	0	RAM
IDB	0	1	Internal data bus
M	1	0	M register
N	1	1	N register

Note:

* The input is valid when the ALU field specifies an instruction other than Shift, INC A_{CC}, DEC A_{CC}, and Complement A_{CC}.

Table 5. ALU Field Specifications

Mnemonic	ALU Field				Operation
	19	18	17	16	
NOP	0	0	0	0	No operation
OR	0	0	0	1	OR $(A_{CC}) \leftarrow (A_{CC}) \vee (P)$
AND	0	0	1	0	AND $(A_{CC}) \leftarrow (A_{CC}) \vee (P)$
XOR	0	0	1	1	Exclusive OR $(A_{CC}) \leftarrow (A_{CC}) \nabla (P)$
SUB	0	1	0	0	Subtract $(A_{CC}) \leftarrow (A_{CC}) - (P)$
ADD	0	1	0	1	Add $(A_{CC}) \leftarrow (A_{CC}) + (P)$
SBB	0	1	1	0	Subtract with borrow $(A_{CC}) \leftarrow (A_{CC}) - (P) - (C)$
ADC	0	1	1	1	Add with carry $(A_{CC}) \leftarrow (A_{CC}) + (P) + (C)$
DEC	1	0	0	0	Decrement A_{CC} $(A_{CC}) \leftarrow (A_{CC}) - 1$
INC	1	0	0	1	Increment A_{CC} $(A_{CC}) \leftarrow (A_{CC}) + 1$
CMP	1	0	1	0	Complement A_{CC} (1's complement) $(A_{CC}) \leftarrow (\overline{A_{CC}})$
SHR1	1	0	1	1	1-bit R-shift
SHL1	1	1	0	0	1-bit L-shift
SHL2	1	1	0	1	2-bit L-shift
SHL4	1	1	1	0	4-bit L-shift
XCHG	1	1	1	1	8-bit exchange

Symbols:

P = Input selected in the P-Select field; C = Carry flag not selected by the ASL bit.

Table 6. ASL Bit Specifications

Mnemonic	ASL Bit 15	A_{CC} Selection
ACCA	0	$A_{CC}A$
ACCB	1	$A_{CC}B$

Table 7. DP_L Field Specifications

Mnemonic	DP_L Field		Operation
	14	13	
DPNOP	0	0	No operation
DPINC	0	1	Increment DP_L
DPDEC	1	0	Decrement DP_L
DPCLR	1	1	Clear DP_L

Table 8. DP_H/M Field Specifications

Mnemonic	DP_H/M Field				Exclusive OR
	12	11	10	9	
M0	0	0	0	0	$(DP_7 DP_6 DP_5 DP_4) \nabla (0 0 0 0)$
M1	0	0	0	1	$(DP_7 DP_6 DP_5 DP_4) \nabla (0 0 0 1)$
M2	0	0	1	0	$(DP_7 DP_6 DP_5 DP_4) \nabla (0 0 1 0)$
M3	0	0	1	1	$(DP_7 DP_6 DP_5 DP_4) \nabla (0 0 1 1)$
M4	0	1	0	0	$(DP_7 DP_6 DP_5 DP_4) \nabla (0 1 0 0)$
M5	0	1	0	1	$(DP_7 DP_6 DP_5 DP_4) \nabla (0 1 0 1)$
M6	0	1	1	0	$(DP_7 DP_6 DP_5 DP_4) \nabla (0 1 1 0)$
M7	0	1	1	1	$(DP_7 DP_6 DP_5 DP_4) \nabla (0 1 1 1)$
M8	1	0	0	0	$(DP_7 DP_6 DP_5 DP_4) \nabla (1 0 0 0)$
M9	1	0	0	1	$(DP_7 DP_6 DP_5 DP_4) \nabla (1 0 0 1)$
MA	1	0	1	0	$(DP_7 DP_6 DP_5 DP_4) \nabla (1 0 1 0)$
MB	1	0	1	1	$(DP_7 DP_6 DP_5 DP_4) \nabla (1 0 1 1)$
MC	1	1	0	0	$(DP_7 DP_6 DP_5 DP_4) \nabla (1 1 0 0)$
MD	1	1	0	1	$(DP_7 DP_6 DP_5 DP_4) \nabla (1 1 0 1)$
ME	1	1	1	0	$(DP_7 DP_6 DP_5 DP_4) \nabla (1 1 1 0)$
MF	1	1	1	1	$(DP_7 DP_6 DP_5 DP_4) \nabla (1 1 1 1)$

Table 9. RPDCR Bit Specifications

Mnemonic	RPDCR Bit 8	Operation
RPNOP	0	No operation
RPDEC	1	Decrement RP

Table 10. SCR Field Specifications

Mnemonic	SRC Field				Source Register
	7	6	5	4	
NON, TRB (Note 1)	0	0	0	0	TRB
A	0	0	0	1	A _{CC} A
B	0	0	1	0	A _{CC} B
TR	0	0	1	1	TR
DP	0	1	0	0	DP
RP	0	1	0	1	RP register
RO	0	1	1	0	RO register
SGN	0	1	1	1	SGN register
DR	1	0	0	0	DR register
DRNF	1	0	0	1	DR register (Note 2)
SR	1	0	1	0	SR register
SIM	1	0	1	1	ADSI register (Note 3)
SIL	1	1	0	0	ADSI register (Note 4)
K	1	1	0	1	K register
L	1	1	1	0	L register
MEM	1	1	1	1	RAM

Notes:

- (1) TRB register data is output to the internal data bus even when NON is specified.
- (2) DR register data is output to the internal data bus but the ROM flag is not set.
- (3) For 16-bit data, the first serial input data is output to the highest bit (MSB) and the last is output to the lowest bit (LSB).
- (4) For 16-bit data, the first serial input data is output to the LSB of the internal data bus and the last is output to the MSB.

Table 11. DST Field Specifications

Mnemonic	DST Field				Destination Register
	3	2	1	0	
@ NON	0	0	0	0	No register
@ A	0	0	0	1	A _{CC} A (accumulator A)
@ B	0	0	1	0	A _{CC} B (accumulator B)
@ TR	0	0	1	1	TR (temporary register)
@ DP	0	1	0	0	DP (data pointer)
@ RP	0	1	0	1	RP register
@ DR	0	1	1	0	DR register
@ SR	0	1	1	1	SR register
@ SOL	1	0	0	0	SO register serial out LSB (Note 1)
@ SOM	1	0	0	1	SO register serial out MSB (Note 2)
@ K	1	0	1	0	K register
@ KLR	1	0	1	1	KLR (Note 3)
@ KLM	1	1	0	0	KLM (Note 4)
@ L	1	1	0	1	L register
@ TRB	1	1	1	0	TRB register
@ MEM	1	1	1	1	RAM

Notes:

- (1) For 16-bit serial data, serial data is output from the LSB of the internal data bus sequentially.
- (2) For 16-bit data, serial data is output from the MSB of the internal data bus sequentially.
- (3) The K register stores data on the internal data bus and the L register stores the RO register (ROM) output.
- (4) The L register stores data on the internal data bus and the K register stores RAM data specified by DP₆ = 1 (DP₇, 1, DP₅, DP₄, DP₃, DP₂, DP₁, and DP₀).

Table 12. BRCH Field Specifications

Mnemonic	BRCH Field*									Conditions
	21	20	19	18	17	16	15	14	13	
JMP	1	0	0	0	0	0	0	0	0	Unconditional
CALL	1	0	1	0	0	0	0	0	0	Unconditional
JNCA	0	1	0	0	0	0	0	0	0	CA = 0
JCA	0	1	0	0	0	0	0	1	0	CA = 1
JNCB	0	1	0	0	0	0	1	0	0	CB = 0
JCB	0	1	0	0	0	0	1	1	0	CB = 1
JNZA	0	1	0	0	0	1	0	0	0	ZA = 0
JZA	0	1	0	0	0	1	0	1	0	ZA = 1
JNZB	0	1	0	0	0	1	1	0	0	ZB = 0
JZB	0	1	0	0	0	1	1	1	0	ZB = 1
JNOVA0	0	1	0	0	1	0	0	0	0	OVA0 = 0
JOVA0	0	1	0	0	1	0	0	1	0	OVA0 = 1
JNOVB0	0	1	0	0	1	0	1	0	0	OVB0 = 0
JOVB0	0	1	0	0	1	0	1	1	0	OVB0 = 1
JNOVA1	0	1	0	0	1	1	0	0	0	OVA1 = 0
JOVA1	0	1	0	0	1	1	0	1	0	OVA1 = 1
JNOVB1	0	1	0	0	1	1	1	0	0	OVB1 = 0
JOVB1	0	1	0	0	1	1	1	1	0	OVB1 = 1
JNSA0	0	1	0	1	0	0	0	0	0	SA0 = 0
JSA0	0	1	0	1	0	0	0	1	0	SA0 = 1
JNSB0	0	1	0	1	0	0	1	0	0	SB0 = 0
JSB0	0	1	0	1	0	0	1	1	0	SB0 = 1
JNSA1	0	1	0	1	0	1	0	0	0	SA1 = 0
JSA1	0	1	0	1	0	1	0	1	0	SA1 = 1
JNSB1	0	1	0	1	0	1	1	0	0	SB1 = 0
JSB1	0	1	0	1	0	1	1	1	0	SB1 = 1
JDPL0	0	1	0	1	1	0	0	0	0	DP _L = 0
JDPLN0	0	1	0	1	1	0	0	0	1	DP _L ≠ 0
JDPLF	0	1	0	1	1	0	0	1	0	DP _L = F (HEX)
JDPLNF	0	1	0	1	1	0	0	1	1	DP _L ≠ F (HEX)
JNSIAK	0	1	0	1	1	0	1	0	0	SIACK = 0
JSIAK	0	1	0	1	1	0	1	1	0	SIACK = 1
JNSOAK	0	1	0	1	1	1	0	0	0	SOACK = 0
JSOAK	0	1	0	1	1	1	0	1	0	SOACK = 1
JNRQM	0	1	0	1	1	1	1	0	0	RQM = 0
JRQM	0	1	0	1	1	1	1	1	0	RQM = 1

Note:

* The BRCH field values not listed in this table are prohibited.

3f

Table 13. NA Field Specifications

NA Field											Jump Address
12	11	10	9	8	7	6	5	4	3	2	Address 0
0	0	0	0	0	0	0	0	0	0	0	Address 1
0	0	0	0	0	0	0	0	0	0	1	Address 2
}											}
1	1	1	1	1	1	1	1	1	1	1	Address 2047


Table 14. ID Field Specifications

ID Field														HEX		
21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	0000
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0001
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0002
}														}		
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	FFFF

GPP FUNCTIONAL DESCRIPTION

Figure 4 is the block diagram of the GPP.

Figure 4. GPP Block Diagram



Memory Map

The general purpose processor (GPP) has a 64 K byte address space (16-bit address). Figure 5 shows memory mapping of the GPP.


The GPP address space consists of the following:

- 16,384 byte internal program memory (INT-ROM) space.
- 192 byte internal data memory (INT-RAM) space.
- 256 byte special function register (SFR) space.

Internal Program Memory Space [INT-ROM]. A 16,384 word × 8-bit mask programmable ROM occupies an area of addresses from 0000H to 3FFFH. The ROM can be used for storing programs and data. The internal program memory space is allocated as follows:

Vector Table Area: The 22 bytes from 0000H to 0015H holds vectors for reset and interrupts. The low-order eight bits of a 14-bit address are stored in an even-numbered address and the high order six bits are stored in an odd-numbered address. See table 15 for the interrupt-vector address.

Figure 5. GPP Memory Mapping



3f

63ML-5822B

Table 15. Interrupt Vector Address

Interrupt Vector Address	Flag Name	Interrupt Source Condition
0000H		Reset (RESET) input
0002H	NMIWD	Watch dog timer
0004H	IST	STINT rising edge
0006H	IRT	RT rising edge
0008H	IIU	Data was input to URTI, or a break signal was detected.
000AH	IOU	Data was input to URTO
000CH	IFIFO	Data was read from FIFO, or four levels of FIFO data were output.
000EH	IAT	TMRA is 0
0010H	IBT	TMRB is 0
0012H	IS1	Data is input to SI1
0014H	INT	Interrupt (INT) input

CALLT Instruction Table Area: A 64-byte area from 0040H to 007FH stores a one-byte call instruction (CALLT) subroutine entry address.

CALLF Instruction Entry Area: An area from 0800H to 0FFFH stores a two-byte call instruction (CALLF) which calls a subroutine directly.

Internal Data Memory Space (INT-RAM). A memory area from FE40H to FEFFH is allocated to a 192-byte RAM.

In the RAM's 32-byte area from FEE0H to FEFFH a four-bank general-purpose register group is mapped. Data memory is also used as stack memory.

Special Function Register (SFR) Space. A 61-byte area within a 256-byte area from FF00H to FFFFH stores a special function register (SFR) of on-chip peripheral hardware. The addresses not mapped with SFR are not accessible. C-RAM is also mapped within the SFR space. Note that it is possible for C-RAM to be externally accessible. See I/O port and C-RAM.


C-RAM which is able to write externally in the slave mode, is also allocated in the SFR space.

Registers

Program Counter [PC]. The program counter is a 14-bit binary counter containing address information of the next program to be executed. It is incremented automatically depending on the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data or the contents of a register is set in the counter.

When the $\overline{\text{RESET}}$ signal is input, the PC is initialized with the data at addresses 0000H and 0001H in INT-ROM; the data at address 0000H are placed in the low-order eight bits of the PC, and the low-order six bits of the data at 0001H are placed in the high-order six bits of the PC. See Figure 6.


Figure 6. Program Counter Configuration



Program Status Word [PSW]. The program status word is an 8-bit register consisting of flags. See Figure 7. It can be read or written on an eight-bit basis. The flags area is operated by bit operation instructions. The PSW data is saved into a stack area when an interrupt request is issued or a PUSH instruction is executed and is restored with a RETI or POP instruction.

When $\overline{\text{RESET}}$ is input, all flags are cleared and PSW is set to 02H.

Figure 7. Program Status Word Configuration



Carry Flag [CY]: The carry flag (CY) stores overflow or underflow when arithmetic instructions are executed. The flag stores the value shifted out when a shift rotate instruction is executed and performs as a bit accumulator when a bit operation instruction is executed.

Register Bank Select Flags [RBS₀ and RBS₁]: RBS₀ and RBS₁ are used to select one of the four register banks. See table 16.

Table 16. Register Bank Selection

RBS ₁	RBS ₀	Register Bank
0	0	Register bank 0
0	1	Register bank 1
1	0	Register bank 2
1	1	Register bank 3

Figure 8. Stack Pointer Configuration





Figure 9. Data Saved to the Stack Memory



Auxiliary Carry Flag [AC]: The auxiliary carry flag is set to 1 when a bit 3 carry occurs at the end of an operation or when a bit 3 borrow occurs. Otherwise it is reset to 0. The AC flag is used when a BCD correct instruction is executed.


Zero Flag [Z]: The zero flag is set to 1 when the result of an operation is 0. If the result of an operation is not 0, the Z flag is reset to 0. The Z flag can be tested with a conditional branch instruction.

Interrupt Request Enable Flag [IE]: The interrupt request enable flag controls whether a CPU interrupt request (maskable vector interrupt) is accepted. When the flag is set to 0, the processor is set to the DI state and all interrupts except a non-maskable interrupt (watch dog timer interrupt) are disabled. When the flag is set to 1, the processor is set to the EI state and interrupt requests are controlled by the interrupt mask flag for each interrupt request. The EI flag is set to 1 when an EI instruction is executed and reset to 0 when a DI instruction is executed or an interrupt is accepted.

Stack Pointer [SP]. The stack pointer is an 8-bit register used to retain the low-order eight bits of the return address in a stack area (LIFO form). The high-order eight bits of an address in this area are always FEH. The stack memory is allocated to any area in data memory (FE40H to FEFFH). When the SP value is set SP data is not stored from 00H to 3FH. SP data is decremented when a write (save) operation is performed to stack memory and incremented when data is read (restored) from stack memory. SP is accessible with a dedicated instruction. SP data is not acted upon when RESET is input. RESET must initialize the SP before a subroutine call. See Figures 8, 9, and 10.

3f

Figure 10. Data Restored From the Stack Memory



General-Purpose Registers. General-purpose registers are mapped to special addresses in the INT-RAM (FEE0H to FEFH). The registers consist of four bank registers; each having eight 8-bit registers (X, A, C, B, E, D, L, and H). The actual register bank in operation is determined by RBS0 and RBS1 of PSW.

Normally, general-purpose registers are operated on an eight-bit basis. These can also be operated on a 16-bit basis as a pair of 8-bit registers (AX, BC, DE, and HL). See Figure 11.

Registers have functional names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) as well as absolute names (R0 to R7 and RP0 to RP3). See table 17 for the relationship between functional names and absolute names.


The general-purpose register area is accessible by specifying a normal data memory address. It does not have to be used as a register area.

The GPP has four register banks and the user can use different register banks for efficient programming of normal and interrupt operations.

Table 17. Relationship Between Functional Names and Absolute Names

Functional Name	Absolute Name
X	R0
A	R1
C	R2
B	R3
E	R4
D	R5
L	R6
H	R7
AX	RP0
BC	RP1
DE	RP2
HL	RP3

Figure 11. General-Purpose Register Configuration



3f

Special Function Register [SFR]

The special function registers are assigned to special functions like the built-in peripheral hardware mode register and control registers. They are mapped to 61 bytes in the 256-byte area from FF00H to FFFFH.

SFRs are instruction operands which can be used for transfer instructions, bit operation instructions, and arithmetic instructions.

Note that only addresses assigned for the SFR are accessible. If an address not assigned for the SFR is accessed, the processor may malfunction.

Table 18 lists the SFRs.

Table 18. Special Function Register (SFR) List

Functional Area	SFR Name	Mnemonic	R/W	Status at Reset	Address
Port	Port mode register (PTMR)	PTMR	R/W	3FH	FF28H (8-bits)
	Port C mode register (PCMR)	PCMR		7FH	FF29H (8-bits)
	Port D mode register (PDMR)	PDMR		FFH	FF2AH (8-bits)
	Port A (PORTA) (Note 1)	PA		00H	FF2CH (8-bits)
	Port B (PORTB) (Note 1)	PB		00H	FF2DH (8-bits)
	Port C (PORTC) (Note 1)	PC		00H	FF2EH (low-order 7-bits)
	Port D (PORTD) (Note 1)	PD		00H	FF2FH (8-bits)
	Port E (PORTE)	PE	R	0H	FF57H (low-order 1-bit)
	Port F (PORTF)	PF	R/W	0H	FF5CH (low-order 3-bits)
Interrupt	Interrupt request flag register (IF0)	IF0	R/W	00H 00H	FFE0H (16-bits) FFE1H
	Interrupt mask register (MK0)	MK0		FFH FFH	FFE4H (16-bits) FFE5H
	DSP interrupt register (INTDSP) (Note 8)	INTDSP		0H	FF64H (low-order 2-bits)
Scrambler/descrambler	Mode register (SCRMR)	SCRMR	R/W	00H	FF40H (8-bits)
	Scrambler port (SCR) (Note 3)	SCR		Undefined	FF41H (low-order 1-bit)
	Descrambler port (DSC) (Note 3)	DSC			FF42H (low-order 1-bit)
	Scrambler control register (SCRM)	SCRM		0H	FF65H (low-order 4-bits)
	Descrambler control register (DSCM)	DSCM		0H	FF66H (low-order 3-bits)
Transmit PLL/receive PLL	PPL mode register 1 (PLLMR1)	PLLMR1	R/W	00H	FF44H (8-bits)
	PPL mode register 2 (PLLMR2)	PLLMR2		33H	FF7EH (8-bits)
	SBAUD, RBAUD status register (BAUDSR)	BAUDSR	R	0H	FF45H (low-order 2-bits)
Serial communication interface ASC, SAC, UART	Synchronous/asynchronous mode register (ASMR)	ASMR	R/W	00H	FF49H (8-bits)
	UART mode register (URTMR)	URTMR		00H	FF4AH (low-order 7-bits)
	UART status register (URTSR) (Note 4)	URTSR	R	0H	FF4BH (low-order 4-bits)
	ASC register (ASCR)	ASCR		Undefined	FF4CH (8-bits)
	SAC register (SACR)	SACR	R/W		FF4DH (8-bits)
	URO register (URO)	URO			FF3EH (8-bits)
	URI register (URI)	URI	R		FF3FH (8-bits)
A/D, D/A interface	D/A mode register (DAMR)	DAMR	R/W	00H	FF4EH (low-order 6-bits)
	FIFO read address (FFRA)	FFRW		0H	FF4FH (high-order 3-bits)
	FIFO write address (FFWA)	FFRW		0H	FF4FH (low-order 3-bits)
	FIFO (FIFO) (Note 5)	FIFO		Undefined	FF54H (16-bits) FF55H
Serial I/O	Status register (S1SR)	S1SR	R	0H	FF56H (2-bits)
	Serial input port 1 (SI1)	SI1	R/W	0000H	FF58H (16-bits) FF59H
	Serial output port 1 (SO1)	SO1		0000H	FF5AH (16-bits) FF5BH
Timer	Timer mode register (TMMR) (Note 6)	TMMR	R/W	00H	FF5DH (8-bits)
	Timer A (TMRA)	TMRA		FFH	FF5EH (8-bits)
	Watch dog timer control register (WDMSR) (Note 7)	WDMSR		00H	FF6DH (8-bits)

Table 18. Special Function Register (SFR) List (cont)

Functional Area	SFR Name	Mnemonic	R/W	Status at Reset	Address
DSP interface	Data register (DR) (Note 2)	DR	R/W	Undefined	FF60H (16-bits) FF61H
	Status register (SR)	SR	R	00H	FF62H (8-bits) FF63H
C-RAM	Control RAM (C-RAM)		R/W	Undefined	FF90H (8-bits) FF9FH (8-bits)

Notes:

- (1) Write operation is invalid when the register is used as an input port.
- (2) The DSP status (RQM flag) is changed by a Read/Write signal.
- (3) The shift register of the scrambler/descrambler is shifted one bit by a Write signal to the SCR and DSC.
- (4) URTSR is reset after it is read.
- (5) The FFWA write address is incremented by a Write signal to the FIFO.
- (6) This register is reset to 0 by TMRA.
- (7) The write operation is performed with special instructions (MOV WDMSR, #byte).
- (8) INTDSP is reset six clocks after it is set to 1.
- (9) The 16-bit SFR registers must be accessed one byte at a time. For high byte access the symbol H is appended to the SFR mnemonic and for the low byte access the symbol L is used.

Interrupt Functions

The GPP has one non-maskable interrupt and nine maskable vector interrupts.

The vector interrupt saves status information (PC and PSW information) of the program being executed. The status information is stored in memory specified by the stack pointer when an interrupt request is accepted. Then data is stored at the address of the interrupt request (vector table address) in the PC as vector address information and starts the interrupt service program. Control is returned from the interrupt service program by transferring the program counter value and status information from stack memory to the PC and PSW with the RETI instruction.

Maskable Vector Interrupt. Maskable vector interrupt processing indicates when an interrupt is enabled by the

interrupt mask register [MK0]. The interrupt source state can be checked by the interrupt request flag register [IF0]. Maskable vector interrupt operations are explained below. The interrupt enable state indicates that the IE bit of PSW is 1 and the corresponding bit of the interrupt mask register MK0 is 0.

- When an interrupt source is detected, the corresponding bit of IF0 is set.
- When interrupt processing starts, the corresponding bit of IF0 is reset.
- When an interrupt source is detected while interrupt is enabled, interrupt processing starts.
- If two or more interrupt sources are detected, priority is given to the lowest interrupt vector address.
- If an interrupt request is detected during interrupt processing, it is nested when interrupt is enabled.

The GPP has a total of ten interrupt request sources; nine maskable interrupts and one non-maskable interrupt. Of the ten sources the maskable interrupt request sources are listed in table 19.

Table 20 lists the interrupt vector table addresses. Table 21 lists the IF0 and MK0 SFR addresses.

Table 19. Maskable Interrupt Request Sources

Interrupt Source	Interrupt Signal	Condition
T _x PLL	IST	STINT rising edge
P _x PLL	IRT	RT rising edge
TIMRA	IAT	Timer TMRA is set to 0
TIMRB	IBT	Timer TMRB is set to 0
FIFO	IFIFO	Data was read from FIFO. Or, four levels of FIFO data were output from FIFO.
SI1	IS1	Data was input to SI1
UART	IIU	Data was input to URTI. Or, a break signal was detected.
	IOU	URTO data was output
External	INT	External interrupt

3f

Table 20. Interrupt Vector Table Address

Interrupt Request Type	Vector Table Address	Default Priorities	Interrupt Request Signal	IF0 Corresponding Bit	MK0 Corresponding Bit
Maskable	0004H	1	IST	0	0
	0006H	2	IRT	1	1
	0008H	3	IIU	2	2
	000AH	4	IOU	3	3
	000CH	5	IFIFO	4	4
	000EH	6	IAT	5	5
	0010H	7	IBT	6	6
	0012H	8	IS1	7	7
	0014H	9	INT	8	8
Non-maskable	0002H	0	Watch dog timer interrupt	—	—

Table 21. IF0 and MK0, SFR Addresses

Mnemonic	SFR Address	Function
IF0	FFE0, FFE1H	Interrupt request flag register (16-bits)
MK0	FFE4, FFE5H	Interrupt mask register (16-bits)


Interrupt Request Flag Register [F0]: The interrupt request flag register is a 16-bit register. It consists of the interrupt source flags listed in table 20. The flags in the interrupt request flag register are set when a corresponding interrupt source is detected and reset when it is processed. Flags are reset to 0 when \overline{RST} is input. The low-order seven bits are always 0.

Interrupt Mask Register [MK0]: The interrupt mask register is a 16-bit register. It sets even if interrupt is enabled when an interrupt source flag is set. See table 20 for interrupt source flags. The flags of the MK0 are set to 0 to enable interrupt and set to 1 to disable interrupt.

The low-order seven bits are always 1. Flags are initialized to 1 when \overline{RST} is input.

Vector Interrupt Processing: The vector interrupt processing sequence is shown in Figure 12. It is automatically executed internally. The latency in the interrupt process routine gaining control is 18 clocks (approximately 3.3 μs).

Figure 12. Vector Interrupt Operation



83ML-5823B

Non-Maskable Interrupt. The processor has a watch dog timer interrupt function as a non-maskable interrupt. This interrupt is executed immediately when a source is detected. Interrupt execution does not affect the IE flag of PSW.

Interrupt to the DSP. The GPP has reset and interrupt functions to the DSP. These functions are specified by the 2-bit INTDSP register. INTDSP is initialized to 0 when Reset is input. See table 22 and table 23.

Table 22. INTDSP Function

INTDSP	Function
INTDSP (bit 1)	When INTDSP is set to 1 an interrupt request is issued to the DSP. After being issued INTDSP resets automatically.
INTDSO (bit 0)	When INTDSO is a 1, DSP is reset

Table 23. INTDSP SFR Address

Mnemonic	SFR Address	Function
INTDSP	FF64H	DSP reset/interrupt request register


Addressing

GPP addressing includes the following:

- Data memory addressing
- Instruction addressing

Data Memory Addressing. Figure 13 shows the data memory map, SFR memory map, and applicable addressing.

Figure 13. Data Memory Map and Addressing



Note: Register indirect addressing (HL) and indexed addressing, addresses the built-in ROM. These are applicable to the read table data.

83ML-5824B

Register Addressing: Addresses a general-purpose register mapped at a specific address in data memory. The general-purpose register in the register bank specified by RBS0 and RBS1 flags in the PSW is registered.

Coding example follows:

```
XCH A, r
```

To specify the C register as r, code as follows:

```
XCH A, C
```

Short and Direct Addressing: Addresses an area from FE40H to FEFFH in the internal data memory and an area from FF00H to FF1FH in the SFR. To access 16-bit data, 2-byte data specified by continuous even-numbered and odd-numbered addresses is specified.

Coding example follows:

```
ADDC saddr, A
```

To specify address FE50H as saddr, code as follows:

```
ADDC 0FE50H, A
```

SFR Addressing: Addresses a special function register (SFR) mapped to the SFR area (FF00H to FFFH).

Coding example follows:

```
MOV A, sfr
```

To specify the PTMR register as sfr, code as follows:

```
MOV A, PTMR
```

Register Indirect Addressing: Addresses data memory indirectly by the contents of the register stored in the operand. The register in the register bank specified by the RBS0 and RBS1 flags in the PSW is specified. Only when the E register is specified with the MOV instruction are the contents of the register automatically incremented by one after the instruction is executed. In this case, the operand is coded as [E+]. Register indirect addressing using the HL register pair can address the overall space including the internal ROM.

Coding example follows:

```
SUB A, [r4]
```

To specify the E register a r4, code as follows:

```
SUB A, [E]
```

Indexed Addressing: Addresses data as the result of an addition of 16-bit immediate data and 8-bit register data. The 8-bit register is in the register bank specified by the RBS0 and RBS1 flags of the PSW. This technique can address the overall space including the internal ROM.

Coding example follows:

```
MOV A, word [r1]
```

To specify FEA0H as word and the B register as r1, code as follows:

```
MOV A, OFEA0H [B]
```

Stack Indirect Addressing: Addresses internal memory data (FE40H to FEFFH) indirectly by the contents of the stack pointer (SP).

This technique is applicable when executing PUSH and POP instructions, save or restore operations by interrupt processing, and subroutine call and return.

Coding example follows:

```
PUSH rp
```

To specify the DE register pair as rp, code as follows:

```
PUSH DE
```

Instruction Addressing. The instruction address is determined by the program counter (PC) value. Normally, the PC is automatically incremented by one (for one byte) depending on the number of bytes to be fetched every time an instruction is executed. If a branch instruction is executed, branch destination information is set in the PC by distinct addressing, as shown below:

Relative Addressing: The first address of a subsequent instruction is added by 8-bit immediate data (displacement value: jdisp) of an instruction code and transferred to the PC. Then program control branches to the address set in the PC. The displacement value is handled as signed two's complements (−128 to +128) and bit 7 is used as a sign bit.

Relative addressing is applicable for the BR S addr 14 instruction and a branch instruction.

Immediate Addressing: Immediate data in an instruction word is transferred to the PC and program control branches to the address set in the PC.

Immediate addressing is applicable for the CALL laddr14, BR laddr14, and CALLF laddr11 instructions. For the CALLF laddr11 instruction, program control branches to the fixed area of the low-order 2-bit address.

Table Indirect Addressing: The contents of a specific location table (branch destination address) addressed by immediate data of the low-order five bits of an instruction code are transferred to the PC and program control branches to the address set in PC.

Table indirect addressing is applicable for the CALLT [addr5] instruction.

Register Addressing: The contents of a register pair (RP3 to RP0) specified by an instruction word is transferred to the PC and program control branches to the address set in PC. Register addressing is applicable for the BR rp instruction.

INSTRUCTION SET

Tables 24 through 27 and figure 14 define the operands, symbols, and codes that appear in table 28. Table 28 lists the instruction encodings and shows all the legitimate combinations of operands. The instruction set terminology is as follows:

Operands and Coding Requirements: In the operand field of an instruction, operands are accepted according to their value. An operand having two or more values can have only one selected. Uppercase letters and symbols like +, #, !, \$, /, and [] are keywords and must be written as they are presented. The symbols have the following meanings:

- + = Automatic increment
- # = Immediate data
- ! = Absolute address
- \$ = Relative address
- / = Bit reverse
- [] = Indirect addressing

For immediate data, write an appropriate numeric value or label. When a label is used, it must be defined elsewhere.

The clock column symbols are as follows:

- n in the clock column of a shift rotate instruction indicates the number of bits to be shifted.
- The value enclosed in () in the clock column of a conditional branch instruction indicates the number of clocks when program control does not branch.

- When accessing SFR by register indirect addressing ([HL]) and indexed addressing (word [r1]), the number of clocks is set to the one shown after a slash (/) in the column.
- If the result of word +r1 overflows in indexed addressing, the number of clocks is increased to the value enclosed in ().

Table 24. Operand Values

Operand	Value
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
r1	A, B
r2	B, C
r3	D, E, E+
r4	D, E
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special function register abbreviation (see table 16)
sfrp	Special function register abbreviation (16-bit operable register, see table 16)
saddr	FE40H to FE1FH immediate data or label
saddrp	FE40H to FE1FH immediate data (bit 0 = 0) or label (for 16-bit data)
!addr14	0000H to 3FFFH immediate data or label: immediate addressing
\$addr13	0000H to 1FFFH immediate data or label: relative addressing
addr11	800H to FFFH immediate data or label
addr5	40H to 7EH immediate data (bit 0 = 0) or label
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
n	3-bit immediate data (0 to 7)
RBn	RB0 to RB3

Note:

r and rp can be coded with a functional name (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) as well as an absolute name (R0 to R7 and RP0 to RP3).

Table 25. Abbreviations

Identifier	Description
A	A register (8-bit accumulator)
X	X register
B	B register
C	C register
D	D register
E	E register
H	H register
L	L register
R0 to R7	Register 0 to register 7 (absolute names)
AX	Register pair AX (16-bit accumulator)
BC	Register pair BC
DE	Register pair DE
HL	Register pair HL

Table 25. Abbreviations (cont)

Identifier	Description
RP0 to RP3	Register pair 0 to register pair 3 (absolute names)
PC	Program counter
SP	Stack pointer
PSW	Program status word
CY	Carry flag
AC	Auxiliary carry flag
Z	Zero flag
RBS0 to RBS1	Register bank select flag
IE	Interrupt request enable flag
WDMSR	Watch dog timer control register
()	Memory data indicated by the address in () or register data
xxH	Hexadecimal number
X _H , X _L	High-order and low-order 8-bits of 16-bit register pair


Table 26. Flag Symbols

Symbol	Description
(Blank)	Flag not affected
0	Data was cleared to 0
1	Data was set to 1
x	Data was set or cleared according to the result of operation
R	The previous saved value was restored

Table 27. Instruction Code Field Identifiers

Identifier	Description
Bn	Immediate data corresponding to bits
Nn	Immediate data corresponding to n
Data	8-bit immediate data corresponding to bytes
Low/high/byte	16-bit immediate data corresponding to words
Saddr-offset	Low-order 8-bit offset data of 16-bit address corresponding to saddr
Sfr-offset	Low-order 8-bit offset data of 16-bit address of special function register (sfr)
Low/high offset	16-bit offset data corresponding to words in indexed addressing
Low/high addr	16-bit immediate data corresponding to addr 14
jdisp	Signed two's complements of the difference between the first address of the following instruction and the branch destination address (8-bits)
fa	Low-order 11-bits of immediate data corresponding to addr 11
ta	Low-order 5-bits of immediate data corresponding to (addr5 × 1/2)


Figure 14. Operand Register Selection Codes



Example of Machine Code and Operands: When both the first and second operands are arranged as registers or register pairs in the operand field, the instruction code is structured as follows:

Of a register byte, the high-order four bits are used to specify the second operand and the low-order four bits are used to specify the first operand.

MOV r, r



To specify the first operand as A register and the second operand as L register, code as follows:

MOV A, L

In this case, the instruction code is set as shown below.




Table 28. Instruction Encodings

Mnemonic	Operand	Instruction Code		Bytes	Clocks	Operation	Flags			
		B1/B3	B2/B4				Z	A	CY	
8-Bit Data Transfer Instructions										
MOV	r, #byte	1011	1R ₂ R ₁ R ₀	Data	2	2	r ← byte			
	saddr, #byte	0011	1010	Saddr-offset	3	3	(saddr) ← byte			
	Data									
	sfr, #byte (Note 1)	0010	1011	Sfr-offset	3	5	sfr ← byte			
	Data									
	r, r	0010	0100	0R ₆ R ₅ R ₄ 0R ₂ R ₁ R ₀	2	2	r ← r			
	A, r	1101	0R ₂ R ₁ R ₀		1	2	A ← r			
	A, saddr	0010	0000	Saddr-offset	2	2	A ← (saddr)			
	saddr, A	0010	0010	Saddr-offset	2	3	(saddr) ← A			
	A, sfr	0001	0000	Sfr-offset	2	4	A ← sfr			
	sfr, A	0001	0010	Sfr-offset	2	5	sfr ← A			
	A, [r3] (Note 2)	0111	11R ₁ R ₀		1	5/6	A ← (FE00H + r3) r3 = 40H-FFH			
	[r3], A (Note 2)	0111	10R ₁ R ₀		1	5/6	(FE00H + r3) ← A r3 = 40H-FFH			
	A, [HL]	0101	1101		1	5/7	A ← (HL)			
	[HL], A	0101	0101		1	5/7	(HL) ← A			
	A, word [r1]	0000	1010	00R ₅ 1 0000	4	7(8)/ 9(10)	A ← (word + r1)			
	Low offset			High offset						
	word [r1], A	0000	1010	10R ₅ 1 0000	4	7(8)/ 9(10)	(word + r1) ← A			
	Low offset			High offset						
	PSW, #byte	0010	1011	1111 1110	3	5	PSW ← byte	X	X	X
	Data									
	PSW, A	0001	0010	1111 1110	2	5	PSW ← A	X	X	X
	A, PSW	0001	0000	1111 1110	2	4	A ← PSW			
XCH	A, r	1101	1R ₂ R ₁ R ₀		1	4	A ↔ r			
	A, saddr	0010	0001	Saddr-offset	2	4	A ↔ (saddr)			
	A, sfr	0000	0001	0010 0001	3	10	A ↔ sfr			
	Sfr-offset									
	A, [r4]	0111	1R ₂ 11		1	8	A ↔ (FE00H + r4) r4 = 40H-FFH			

Notes:

- (1) When sfr is coded as WDMSR, MOV is used as another dedicated instruction. In this case, the numbers of bytes and clocks are different from MOV (see CPU control instruction).
- (2) When r3 is coded as E+, the E register is automatically incremented by one after the instruction is executed and the number of clocks is set to 6.

3f

Table 28. Instruction Encodings (cont)

Mnemonic	Operand	Instruction Code		Bytes	Clocks	Operation	Flags			
		B1/B3	B2/B4				Z	A	CY	
16-Bit Data Transfer Instructions										
MOVW	rp, #word	0110 0P ₂ P ₁ 0 High byte	Low byte	3	3	rp ← word				
	saddrp, #word	0000 1100 Low byte	Saddr-offset High byte	4	4	(saddrp + 1) (saddrp) ← word				
	sfrp, #word	0000 1011 Low byte	Sfr-offset High byte	4	8	sfrp ← word				
	rp, rp	0010 0100	0P ₆ P ₅ 0 1P ₂ P ₁ 0	2	4	rp ← rp				
	AX, saddrp	0001 1100	Saddr-offset	2	6	AX ← (saddrp + 1) (saddrp)				
	saddrp, AX	0001 1010	Saddr-offset	2	5	(saddrp + 1) (saddrp) ← AX				
	AX, sfrp	0001 0001	Sfr-offset	2	10	AX ← sfrp				
	sfrp, AX	0001 0011	Sfr-offset	2	9	sfrp ← AX				
8-Bit Operation Instructions										
ADD	A, #byte	1010 1000	Data	2	2	A, CY ← A + byte	X	X	X	
	saddr, #byte	0110 1000 Data	Saddr-offset	3	3	(saddr), CY ← (saddr) + byte	X	X	X	
	sfr, #byte	0000 0001 Sfr-offset	0110 1000 Data	4	9	sfr, CY ← sfr + byte	X	X	X	
	r, r	1000 1000	0R ₆ R ₅ R ₄ 0R ₂ R ₁ R ₀	2	3	r, CY ← r + r	X	X	X	
	A, saddr	1001 1000	Saddr-offset	2	3	A, CY ← A + (saddr)	X	X	X	
	A, sfr	0000 0001 Sfr-offset	1001 1000	3	7	A, CY ← A + sfr	X	X	X	
	A, [r4]	0001 0110	011R ₄ 1000	2	7	A, CY ← A + (FE00H + r4) r4 = 40H-FFH	X	X	X	
	A, [HL]	0001 0110	0101 1000	2	8/10	A, CY ← A + (HL)	X	X	X	
ADDC	A, #byte	1010 1001	Data	2	2	A, CY ← A + byte + CY	X	X	X	
	saddr, #byte	0110 1001 Data	Saddr-offset	3	3	(saddr), CY ← (saddr) + byte + CY	X	X	X	
	sfr, #byte	0000 0001 Sfr-offset	0110 1001 Data	4	9	sfr, CY ← sfr + byte + CY	X	X	X	
	r, r	1000 1001	0R ₆ R ₅ R ₄ 0R ₂ R ₁ R ₀	2	3	r, CY ← r + r + CY	X	X	X	
	A, saddr	1001 1001	Saddr-offset	2	3	A, CY ← A + (saddr) + CY	X	X	X	
	A, sfr	0000 0001 Sfr-offset	1001 1001	3	7	A, CY ← A + sfr + CY	X	X	X	
	A, [r4]	0001 0110	011R ₄ 1001	2	7	A, CY ← A + (FE00H + r4) + CY r4 = 40H-FFH	X	X	X	
	A, [HL]	0001 0110	0101 1001	2	8/10	A, CY ← A + (HL) + CY	X	X	X	

Table 28. Instruction Encodings (cont)

Mnemonic	Operand	Instruction Code		Bytes	Clocks	Operation	Flags		
		B1/B3	B2/B4				Z	A	CY
8-Bit Operation Instructions (cont)									
SUB	A, #byte	1010 1010	Data	2	2	A, CY ← A - byte	X	X	X
	saddr, #byte	0110 1010	Saddr-offset	3	3	(saddr), CY ← (saddr) - byte	X	X	X
		Data							
	sfr, #byte	0000 0001	0110 1010	4	9	sfr, CY ← sfr - byte	X	X	X
		Sfr-offset	Data						
	r, r	1000 1010	0R ₆ R ₅ R ₄ 0R ₂ R ₁ R ₀	2	3	r, CY ← r - r	X	X	X
	A, saddr	1001 1010	Saddr-offset	2	3	A, CY ← A - (saddr)	X	X	X
	A, sfr	0000 0001	1001 1010	3	7	A, CY ← A - sfr	X	X	X
		Sfr-offset							
	A, [r4]	0001 0110	011R ₄ 1010	2	7	A, CY ← A - (FE00H + r4) r4 = 40H-FFH	X	X	X
A, [HL]	0001 0110	0101 1010	2	8/10	A, CY ← A - (HL)	X	X	X	
SUBC	A, #byte	1010 1011	Data	2	2	A, CY ← A - byte - CY	X	X	X
	saddr, #byte	0110 1011	Saddr-offset	3	3	(saddr), CY ← (saddr) - byte - CY	X	X	X
		Data							
	sfr, #byte	0000 0001	0110 1011	4	9	sfr, CY ← sfr - byte - CY	X	X	X
		Sfr-offset	Data						
	r, r	1000 1011	0R ₆ R ₅ R ₄ 0R ₂ R ₁ R ₀	2	3	r, CY ← r - r - CY	X	X	X
	A, saddr	1001 1011	Saddr-offset	2	3	A, CY ← A - (saddr) - CY	X	X	X
	A, sfr	0000 0001	1001 1011	3	7	A, CY ← A - sfr - CY	X	X	X
		Sfr-offset							
	A, [r4]	0001 0110	011R ₄ 1011	2	7	A, CY ← A - (FE00H + r4) - CY r4 = 40H-FFH	X	X	X
A, [HL]	0001 0110	0101 1011	2	8/10	A, CY ← A - (HL) - CY	X	X	X	
AND	A, #byte	1010 1100	Data	2	2	A ← A ∧ byte	X		
	saddr, #byte	0110 1100	Saddr-offset	3	3	(saddr) ← (saddr) ∧ byte	X		
		Data							
	sfr, #byte	0000 0001	0110 1100	4	9	sfr ← sfr ∧ byte	X		
		Sfr-offset	Data						
	r, r	1000 1100	0R ₆ R ₅ R ₄ 0R ₂ R ₁ R ₀	2	3	r ← r ∧ r	X		
	A, saddr	1001 1100	Saddr-offset	2	3	A ← A ∧ (saddr)	X		
	A, sfr	0000 0001	1001 1100	3	7	A ← A ∧ sfr	X		
		Sfr-offset							
	A, [r4]	0001 0110	011R ₄ 1100	2	7	A ← A ∧ (FE00H + r4) r4 = 40H-FFH	X		
A, [HL]	0001 0110	0101 1100	2	8/10	A ← A ∧ (HL)	X			

3f

Table 28. Instruction Encodings (cont)

Mnemonic	Operand	Instruction Code		Bytes	Clocks	Operation	Flags	
		B1/B3	B2/B4				Z	ACCY
8-Bit Operation Instructions (cont)								
OR	A, #byte	1010 1110	Data	2	2	A ← A V byte		X
	saddr, #byte	0110 1110 Data	Saddr-offset	3	3	(saddr) ← (saddr) V byte		X
	sfr, #byte	0000 0001 Sfr-offset	0110 1110 Data	4	9	sfr ← sfr V byte		X
	r, r	1000 1110	0R ₆ R ₅ R ₄ 0R ₂ R ₁ R ₀	2	3	r ← r V r		X
	A, saddr	1001 1110	Saddr-offset	2	3	A ← A V (saddr)		X
	A, sfr	0000 0001 Sfr-offset	1001 1110	3	7	A ← A V sfr		X
	A, [r4]	0001 0110	011R ₄ 1110	2	7	A ← A V (FE00H + r4) r4 = 40H-FFH		X
	A, [HL]	0001 0110	0101 1110	2	8/10	A ← A V (HL)		X
XOR	A, #byte	1010 1101	Data	2	2	A ← A V byte		X
	saddr, #byte	0110 1101 Data	Saddr-offset	3	3	(saddr) ← (saddr) V byte		X
	sfr, #byte	0000 0001 Sfr-offset	0110 1101 Data	4	9	sfr ← sfr V byte		V
	r, r	1000 1101	0R ₆ R ₅ R ₄ 0R ₂ R ₁ R ₀	2	3	r ← r V r		X
	A, saddr	1001 1101	Saddr-offset	2	3	A ← A V (saddr)		X
	A, sfr	0000 0001 Sfr-offset	1001 1101	3	7	A ← A V sfr		X
	A, [r4]	0001 0110	011R ₄ 1101	2	7	A ← A V (FE00H + r4) r4 = 40H-FFH		X
	A, [HL]	0001 0110	0101 1101	2	8/10	A ← A V (HL)		X
CMP	A, #byte	1010 1111	Data	2	2	A - byte	X	X X
	saddr, #byte	0110 1111 Data	Saddr-offset	3	3	(saddr) - byte	X	X X
	sfr, #byte	0000 0001 Sfr-offset	0110 1111 Data	4	7	sfr - byte	X	X X
	r, r	1000 1111	0R ₆ R ₅ R ₄ 0R ₂ R ₁ R ₀	2	3	r - r	X	X X
	A, saddr	1001 1111	Saddr-offset	2	3	A - (saddr)	X	X X
	A, sfr	0000 0001 Sfr-offset	1001 1111	3	7	A - sfr	X	X X
	A, [r4]	0001 0110	011R ₄ 1111	2	7	A - (FE00H + r4) r4 = 40H-FFH	X	X X
	A, [HL]	0001 0110	0101 1111	2	8/10	A - (HL)	X	X X
16-Bit Operation Instructions								
ADDW	AX, #word	0010 1101 High byte	Low byte	3	4	AX, CY ← AX + word	X	X X
	AX, rp	1000 1000	0000 1P ₂ P ₁ 0	2	6	AX, CY ← AX + rp	X	X X
	AX, saddrp	0001 1101	Saddr-offset	2	7	AX, CY ← AX + (saddrp + 1) (saddrp)	X	X X
	AX, sfrp	0000 0001 Sfr-offset	0001 1101	3	13	AX, CY ← AX + sfrp	X	X X

Table 28. Instruction Encodings (cont)

Mnemonic	Operand	Instruction Code		Bytes	Clocks	Operation	Flags		
		B1/B3	B2/B4				Z	A	CY
16-Bit Operation Instructions (cont)									
SUBW	AX, #word	0010 1110	Low byte	3	4	AX, CY ← AX – word	X	X	X
			High byte						
	AX, rp	1000 1010	0000 1P ₂ P ₁ 0	2	6	AX, CY ← AX – rp	X	X	X
	AX, saddrp	0001 1110	Saddr-offset	2	7	AX, CY ← AX – (saddrp + 1) (saddrp)	X	X	X
AX, sfrp	0000 0001	0001 1110	3	13	AX, CY ← AX – sfrp	X	X	X	
		Sfr-offset							
CMPW	AX, #word	0010 1111	Low byte	3	3	AX – word	X	X	X
			High byte						
	AX, rp	1000 1111	0000 1P ₂ P ₁ 0	2	5	AX – rp	X	X	X
	AX, saddrp	0001 1111	Saddr-offset	2	6	AX – (saddrp + 1) (saddrp)	X	X	X
AX, sfrp	0000 0001	0001 1111	3	12	AX – sfrp	X	X	X	
		Sfr-offset							
Multiplication/Division Instructions									
MULUW	r	0000 0101	0000 0R ₂ R ₁ R ₀	2	43	AX (high-order 16 bits), r (low-order 8 bits) ← AX × r			
DIVUW	r	0000 0101	0001 1R ₂ R ₁ R ₀	2	71	AX (dividend), r (remainder) ← AX ÷ r			
Increment and Decrement Instructions									
INC	r	1100 0R ₂ R ₁ R ₀		1	2	r ← r + 1	X	X	
	saddr	0010 0110	Saddr-offset	2	2	(saddr) ← (saddr) + 1	X	X	
DEC	r	1100 1R ₂ R ₁ R ₀		1	2	r ← r – 1	X	X	
	saddr	0010 0111	Saddr-offset	2	2	(saddr) ← (saddr) – 1	X	X	
INCW	rp	0100 01P ₁ P ₀		1	3	rp ← rp + 1			
DECW	rp	0100 11P ₁ P ₀		1	3	rp ← rp – 1			
Shift Rotate Instructions									
ROR	r, n	0011 0000	01N ₂ N ₁ N ₀ R ₂ R ₁ R ₀	2	3+2n	(CY, r ₇ ← r ₀ , r _{m-1} ← r _m) × n times n = 0-7			X
ROL	r, n	0011 0001	01N ₂ N ₁ N ₀ R ₂ R ₁ R ₀	2	3+2n	(CY, r ₀ ← r ₇ , r _{m+1} ← r _m) × n times n = 0-7			X
RORC	r, n	0011 0000	00N ₂ N ₁ N ₀ R ₂ R ₁ R ₀	2	3+2n	(CY ← r ₀ , r ₇ ← CY, r _{m-1} ← r _m) × n times n = 0-7			X
ROLC	r, n	0011 0001	00N ₂ N ₁ N ₀ R ₂ R ₁ R ₀	2	3+2n	(CY ← r ₇ , r ₀ ← CY, r _{m+1} ← r _m) × n times n = 0-7			X
SHR	r, n	0011 0000	10N ₂ N ₁ N ₀ R ₂ R ₁ R ₀	2	3+2n	(CY ← r ₀ , r ₇ ← 0, r _{m-1} ← r _m) × n times n = 0-7	X	O	X
SHL	r, n	0011 0001	10N ₂ N ₁ N ₀ R ₂ R ₁ R ₀	2	3+2n	(CY ← r ₇ , r ₀ ← 0, r _{m+1} ← r _m) × n times n = 0-7	X	O	X
SHRW	rp, n	0011 0000	11N ₂ N ₁ N ₀ P ₂ P ₁ 0	2	3+3n	(CY ← rp ₀ , rp ₁₅ ← 0, rp _{m-1} ← rp _m) × n times n = 0-7	X	O	X
SHLW	rp, n	0011 0001	11N ₂ N ₁ N ₀ P ₂ P ₁ 0	2	3+3n	(CY ← rp ₁₅ , rp ← 0, rp _{m+1} ← rp _m) × n times n = 0-7	X	O	X
ROR4	[r4]	0000 0101	1000 10R ₁ 0	2	22	A ₃₋₀ ← (FE00 + r4) ₃₋₀ , (FE00 + r4) ₇₋₄ ← A ₃₋₀ , (FE00 + r4) ₃₋₀ ← (FE00 + r4) ₇₋₄			
ROL4	[r4]	0000 0101	1001 10R ₁ 1	2	23	A ₃₋₀ ← (FE00 + r4) ₇₋₄ , (FE00 + r4) ₃₋₀ ← A ₃₋₀ , (FE00 + r4) ₇₋₄ ← (FE00 + r4) ₃₋₀			

3f

Table 28. Instruction Encodings (cont)

Mnemonic	Operand	Instruction Code		Bytes	Clocks	Operation	Flags			
		B1/B3	B2/B4				Z	A	CY	
BCD Correct Instructions										
ADJBA		0000	1110	1	3	Decimal adjust accumulator after addition	X	X	X	
ADJBS		0000	1111	1	3	Decimal adjust accumulator after subtract	X	X	X	
Bit Operation Instructions										
MOV1	CY, saddr. bit	0000	1000	3	5	CY ← (saddr. bit)			X	
		Saddr-offset								
	CY, sfr. bit	0000	1000	3	7	CY ← sfr.bit			X	
		Sfr-offset								
	CY, A. bit	0000	0011	2	5	CY ← A. bit			X	
	CY, X. bit	0000	0011	2	5	CY ← X. bit			X	
	CY, PSW. bit	0000	0010	2	5	CY ← PSW. bit			X	
	saddr. bit, CY	0000	1000	3	8	(saddr. bit) ← CY				
		Saddr-offset								
	sfr. bit, CY	0000	1000	3	12	sfr. bit ← CY				
		Sfr-offset								
	A. bit, CY	0000	0011	2	8	A. bit ← CY				
	X. bit, CY	0000	0011	2	8	X. bit ← CY				
	PSW. bit, CY	0000	0010	2	7	PSW. bit ← CY			X X	
	AND1	CY, saddr. bit	0000	1000	3	5	CY ← CY ∧ (saddr. bit)			X
			Saddr-offset							
CY, /saddr. bit		0000	1000	3	5	CY ← CY ∧ (saddr. bit)			X	
		Saddr-offset								
CY, sfr. bit		0000	1000	3	7	CY ← CY ∧ sfr. bit			X	
		Sfr-offset								
CY, /sfr. bit		0000	1000	3	7	CY ← CY ∧ sfr. bit			X	
		Sfr-offset								
CY, A. bit		0000	0011	2	5	CY ← CY ∧ A. bit			X	
CY, /A. bit		0000	0011	2	5	CY ← CY ∧ A. bit			X	
CY, X. bit		0000	0011	2	5	CY ← CY ∧ X. bit			X	
CY, /X. bit		0000	0011	2	5	CY ← CY ∧ X. bit			X	
CY, PSW. bit		0000	0010	2	5	CY ← CY ∧ PSW. bit			X	
CY, /PSW. bit		0000	0010	2	5	CY ← CY ∧ PSW. bit			X	

Table 28. Instruction Encodings (cont)

Mnemonic	Operand	Instruction Code		Bytes	Clocks	Operation	Flags			
		B1/B3	B2/B4				Z	A	CY	
Bit Operation Instructions (cont)										
OR1	CY, saddr. bit	0000 1000	0100 0B ₂ B ₁ B ₀	3	5	CY ← CY V (saddr. bit)				X
		Saddr-offset								
	CY, /saddr. bit	0000 1000	0101 0B ₂ B ₁ B ₀	3	5	CY ← CY V (saddr. bit)				X
		Saddr-offset								
	CY, sfr. bit	0000 1000	0100 1B ₂ B ₁ B ₀	3	7	CY ← CY V sfr. bit				X
		Sfr-offset								
	CY, /sfr. bit	0000 1000	0101 1B ₂ B ₁ B ₀	3	7	CY ← CY V sfr. bit				X
		Saddr-offset								
	CY, A. bit	0000 0011	0100 1B ₂ B ₁ B ₀	2	5	CY ← CY V A. bit				X
	CY, /A. bit	0000 0011	0101 1B ₂ B ₁ B ₀	2	5	CY ← CY V A. bit				X
	CY, X. bit	0000 0011	0100 0B ₂ B ₁ B ₀	2	5	CY ← CY V X. bit				X
	CY, /X. bit	0000 0011	0101 0B ₂ B ₁ B ₀	2	5	CY ← CY V X. bit				X
CY, PSW. bit	0000 0010	0100 0B ₂ B ₁ B ₀	2	5	CY ← CY V PSW. bit				X	
CY, /PSW. bit	0000 0010	0101 0B ₂ B ₁ B ₀	2	5	CY ← CY V PSW. bit				X	
XOR1	CY, saddr. bit	0000 1000	0110 0B ₂ B ₁ B ₀	3	5	CY ← CY V (saddr. bit)				X
		Saddr-offset								
	CY, sfr. bit	0000 1000	0110 1B ₂ B ₁ B ₀	3	7	CY ← CY V sfr. bit				X
		Sfr-offset								
	CY, A. bit	0000 0011	0110 1B ₂ B ₁ B ₀	2	5	CY ← CY V A. bit				X
CY, X. bit	0000 0011	0110 0B ₂ B ₁ B ₀	2	5	CY ← CY V X. bit				X	
CY, PSW. bit	0000 0010	0110 0B ₂ B ₁ B ₀	2	5	CY ← CY V PSW. bit				X	
SET1	saddr. bit	1011 0B ₂ B ₁ B ₀	Saddr-offset	2	3	(saddr. bit) ← 1				
	sfr. bit	0000 1000	1000 1B ₂ B ₁ B ₀	3	10	sfr. bit ← 1				
		Sfr-offset								
	A. bit	0000 0011	1000 1B ₂ B ₁ B ₀	2	6	A. bit ← 1				
	X. bit	0000 0011	1000 0B ₂ B ₁ B ₀	2	6	X. bit ← 1				
PSW. bit	0000 0010	1000 0B ₂ B ₁ B ₀	2	5	PSW. bit ← 1			X	X	X
CLR1	saddr. bit	1010 0B ₂ B ₁ B ₀	Saddr-offset	2	3	(saddr. bit) ← 0				
	sfr. bit	0000 1000	1001 1B ₂ B ₁ B ₀	3	10	sfr. bit ← 0				
		Sfr-offset								
	A. bit	0000 0011	1001 1B ₂ B ₁ B ₀	2	6	A. bit ← 0				
	X. bit	0000 0011	1001 0B ₂ B ₁ B ₀	2	6	X. bit ← 0				
PSW. bit	0000 0010	1001 0B ₂ B ₁ B ₀	2	5	PSW. bit ← 0			X	X	X
NOT1	saddr. bit	0000 1000	0111 1B ₂ B ₁ B ₀	3	6	(saddr. bit) ← (saddr. bit)				
		Saddr-offset								
	sfr. bit	0000 1000	0111 1B ₂ B ₁ B ₀	3	10	sfr. bit ← sfr. bit				
		Sfr-offset								
	A. bit	0000 0011	0111 1B ₂ B ₁ B ₀	2	6	A. bit ← A. bit				
X. bit	0000 0011	0111 0B ₂ B ₁ B ₀	2	6	X. bit ← X. bit					
PSW. bit	0000 0010	0111 0B ₂ B ₁ B ₀	2	5	PSW. bit ← PSW. bit			X	X	X

Table 28. Instruction Encodings (cont)

Mnemonic	Operand	Instruction Code		Bytes	Clocks	Operation	Flags		
		B1/B3	B2/B4				Z	A	CY
Bit Operation Instructions (cont)									
SET1	CY	0100	0001	1	2	$CY \leftarrow 1$			1
CLR1	CY	0100	0000	1	2	$CY \leftarrow 0$			0
NOT1	CY	0100	0010	1	2	$CY \leftarrow \overline{CY}$			X
Call Return Instructions									
CALL	laddr14	0010 1000	Low addr	3	9	$(SP-1)(SP-2) \leftarrow PC+3,$ $PC \leftarrow \text{laddr14}, SP \leftarrow SP-2$			
CALLF	laddr11	1001 0 ←	fa	2	9	$(SP-1)(SP-2) \leftarrow PC+2, PC_{12-11}$ $\leftarrow 01, PC_{10-0} \leftarrow \text{laddr11}, SP \leftarrow SP-2$			
CALLT	[addr5]	111 ←	ta →	1	12	$(SP-1)(SP-2) \leftarrow PC+1, PC_H \leftarrow$ $(\text{addr5}+1), PC_L \leftarrow (\text{addr5}), SP \leftarrow SP-2$			
RET		0101	0110	1	8	$PC_L \leftarrow (SP), PC_H \leftarrow (SP+1),$ $SP \leftarrow SP+2$			
RETI		0101	0111	1	10	$PC_L \leftarrow (SP), PC_H \leftarrow (SP+1),$ $PSW \leftarrow (SP+2), SP \leftarrow SP+3$			R R R
Stack Operation Instructions									
PUSH	rp	0011	11P ₁ P ₀	1	7	$(SP-1) \leftarrow rp_H, (SP-2) \leftarrow rp_L,$ $SP \leftarrow SP-2$			
	PSW	0100	1001	1	3	$(SP-1) \leftarrow PSW, SP \leftarrow SP-1$			
POP	rp	0011	01P ₁ P ₀	1	8	$rp_L \leftarrow (SP), rp_H \leftarrow (SP+1), SP \leftarrow SP+2$			
	PSW	0100	1000	1	4	$PSW \leftarrow (SP), SP \leftarrow SP+1$			R R R
MOV	SP.#byte	0010	1011	3	5	$SP \leftarrow \text{byte}$			
		Data							
	SP.A	0001	0010	2	5	$SP \leftarrow A$			
	A.SP	0001	0000	2	4	$A \leftarrow SP$			
Unconditional Branch Instructions									
BR	laddr14	0010	1100	3	5	$PC \leftarrow \text{laddr14}$			
		High addr							
	rp	0000	0101	2	5	$PC_H \leftarrow rp_H, PC_L \leftarrow rp_L$			
	\$addr14	0001	0100	2	4	$PC \leftarrow \$addr14$			
Conditional Branch Instructions									
BC	\$addr14	1000	0011	2	4(2)	$PC \leftarrow \$addr14$ if $CY = 1$			
BL									
BNC	\$addr14	1000	0010	2	4(2)	$PC \leftarrow \$addr14$ if $CY = 0$			
BNL									
BZ	\$addr14	1000	0001	2	4(2)	$PC \leftarrow \$addr14$ if $Z = 1$			
BE									
BNZ	\$addr14	1000	0000	2	4(2)	$PC \leftarrow \$addr14$ if $Z = 0$			
BNE									

Table 28. Instruction Encodings (cont)

Mnemonic	Operand	Instruction Code		Bytes	Clocks	Operation	Flags		
		B1/B3	B2/B4				Z	A	CY
Conditional Branch Instructions (cont)									
BT	saddr.bit, \$addr14	0111 0B ₂ B ₁ B ₀	Saddr-offset	3	6(4)	PC ← \$addr14 if (saddr.bit) = 1			
		jdisp							
	sfr.bit, \$addr14	0000 1000	1011 1B ₂ B ₁ B ₀	4	9(7)	PC ← \$addr14 if sfr.bit = 1			
		Sfr-offset	jdisp						
	A.bit, \$addr14	0000 0011	1011 1B ₂ B ₁ B ₀	3	7(5)	PC ← \$addr14 if A.bit = 1			
		jdisp							
X.bit, \$addr14	0000 0011	1011 0B ₂ B ₁ B ₀	3	7(5)	PC ← \$addr14 if X.bit = 1				
		jdisp							
PSW.bit, \$addr14	0000 0010	1011 0B ₂ B ₁ B ₀	3	7(5)	PC ← \$addr14 if PSW.bit = 1				
		jdisp							
BF	saddr.bit, \$addr14	0000 1000	1010 0B ₂ B ₁ B ₀	4	7(5)	PC ← \$addr14 if (saddr.bit) = 0			
		Saddr-offset	jdisp						
	sfr.bit, \$addr14	0000 1000	1010 1B ₂ B ₁ B ₀	4	9(7)	PC ← \$addr14 if sfr.bit = 0			
		Sfr-offset	jdisp						
	A.bit, \$addr14	0000 0011	1010 1B ₂ B ₁ B ₀	3	7(5)	PC ← \$addr14 if A.bit = 0			
		jdisp							
X.bit, \$addr14	0000 0011	1010 0B ₂ B ₁ B ₀	3	7(5)	PC ← \$addr14 if X.bit = 0				
		jdisp							
PSW.bit, \$addr14	0000 0010	1010 0B ₂ B ₁ B ₀	3	7(5)	PC ← \$addr14 if PSW.bit = 0				
		jdisp							
BTCLR	saddr.bit, \$addr14	0000 0011	1101 0B ₂ B ₁ B ₀	4	9(5)	PC ← \$addr14 if (saddr.bit) = 1 then reset (saddr.bit)			
		Saddr-offset	jdisp						
	sfr.bit, \$addr14	0000 1000	1101 1B ₂ B ₁ B ₀	4	13(7)	PC ← \$addr14 if sfr.bit = 1 then reset sfr.bit			
		Sfr-offset	jdisp						
	A.bit, \$addr14	0000 0011	1101 1B ₂ B ₁ B ₀	3	9(5)	PC ← \$addr14 if A.bit = 1 then reset A.bit			
		jdisp							
X.bit, \$addr14	0000 0011	1101 0B ₂ B ₁ B ₀	3	9(5)	PC ← \$addr14 if X.bit = 1 then reset X.bit				
		jdisp							
PSW.bit, \$addr14	0000 0010	1101 0B ₂ B ₁ B ₀	3	8(5)	PC ← \$addr14 if PSW.bit = 1 then reset PSW.bit		X	X	X
		jdisp							
DBNZ	r2, \$addr14	0011 001R ₀	jdisp	2	5(3)	r2 ← r2 - 1, then PC ← addr14 if r2 = 0			
	saddr, \$addr14	0011 1011	Saddr-offset	3	6(4)	saddr ← saddr - 1, then PC ← \$addr14 if saddr ≠ 0			
		jdisp							
CPU Control Instructions									
MOV	WDMSR, #byte	0000 1001	0110 1101	4	12	WDMSR ← byte			
		Data	Data						
SEL	RBn	0000 0101	1010 10N ₁ N ₀	2	2	RBS1 - 0 ← n n = 0-3			
NOP		0000 0000		1	2	No operation			
EI		0100 1011		1	2	IE ← 1 (enable interrupt)			
DI		0100 1010		1	2	IE ← 0 (disable interrupt)			

3f

MODEM FUNCTION BLOCK FUNCTIONAL DESCRIPTION

For a general overview of the modem function block units, see Figure 1.

Parallel I/O Port and C-RAM

General. The modem function block, ports A, B, and D are 8-bit general-purpose I/O ports. Port C is a 7-bit general-purpose I/O port. These ports are selectively set to be used as an input or output port by the internal program using three mode registers PTMR, PCMR, and PDMR.

Port D has a data bus function for transferring data to and from an external unit. The processor has an internal C-RAM used as a 16-byte buffer to transfer data to and from an external unit.

Port E is a one-bit input port and port F is a 3-bit output port. See table 29.

Table 29. Parallel I/O Ports and C-RAM SFR Addresses and Descriptions

Unit	SFR Address	Description
PTMR	FF28H	Ports A, B, TxD, and RxD mode registers
PCMR	FF29H	Port C mode register
PDMR	FF2AH	Port D mode register
Port A	FF2CH	8-bit general-purpose I/O port
Port B	FF2DH	8-bit general-purpose I/O port
Port C	FF2EH	7-bit general-purpose I/O port
Port D	FF2FH	8-bit general-purpose I/O port
Port E	FF57H	1-bit general-purpose input port
Port F	FF5CH	3-bit general-purpose output port
C-RAM	FF90H to FF9FH	Memory used to transfer data to and from an external unit

Functions. Port A (PA₀ to PA₇): Port A is a general-purpose I/O port consisting of an 8-bit register. Its SFR address is FF2CH. It is used as an input port when the processor is reset and 00H is the initial value of the internal buffer. Bits 4 and 5 of the PTMR (PTMR₄ and PTMR₅) determines whether each of two 4-bit groups are input or output.

Port B (PB₀ to PB₇): Port B is a general-purpose I/O port consisting of an 8-bit register. Its SFR address is FF2DH. It is used as an input port when the processor is reset and 00H is the initial value of the internal buffer. Bits 0 through 3 of the PTMR (PTMR₀ through PTMR₃) determines whether each of three 2-bit groups are input or output.

Port C (PC₀ to PC₆): Port C is a general-purpose I/O port when PCMR bit 7 = 0 and consists of a 7-bit register. Its SFR address is FF2EH. It is used as an input port when the processor is reset and 00H is the initial value of the internal buffer. I/O is selectable on a bit basis as a general-purpose I/O port. It is determined by the seven bits in the PCMR register (bits 0 through 6).

Port C functions as bus control when PCMR bit 7 = 1. In this mode, the port inputs C-RAM addresses and Read/Write signals from the host computer. See table 30.

Table 30. Port C Functions

Pin Symbol as a Port	Pin Symbol as a Bus	Function as a Bus
PC ₀ –PC ₃	A ₀ –A ₃	C-RAM address input
PC ₄	CS	Chip select input
PC ₅	RD	Read strobe input from host computer
PC ₆	WR	Write strobe input from host computer

Port D (PD₀ to PD₇): Port D is a general-purpose I/O when PCMR bit 7 = 0 and consists of an 8-bit register. Its SFR address is FF2FH. It is used as an input port when the processor is reset and 00H is the initial value of the internal buffer. I/O is selectable on a bit basis as a general-purpose I/O port. It is determined by eight bits (PDMR bit 0 through PDMR bit 7) in the PDMR register. See table 33.

Port D functions as a data bus when PCMR bit 7 = 1. In this mode, port C is used as an address and control bus for an 16-byte data bus of C-RAM and its address is specified by A₀ through A₃ of port C.

Ports A through D are all selected as input ports when the processor is initialized or reset. The ports when selected as input or output ports, can be either written or read. When used as an output port, the following applies:

- Write – GPP data will be written to the external port.
- Read – the most recent data written to the port from the GPP will be read back to the GPP.

When used as an input port, the following applies:

- Write – GPP data will be written to the external port.
- Read – the external data that is input to the port is read into the GPP.

Port E (PE): Port E is a general-purpose input port consisting of a 1-bit register. Its SFR address is FF57H. The input value can be read from bit 0 of the G-bus. The remaining bits 1 through 7, contain 0's. No data can be written to port E.

Port F (PF₀ to PF₂): Port F is a general-purpose output port consisting of a 3-bit register. Its SFR address is FF5CH. The internal register is set as 0H when the processor is reset.

Bits 0 through 2 of the G-bus are output bits. The port can also be read. Bits 3 through 7 contain 0's.

Port Mode Register (PTMR): The PTMR consists of an 8-bit register. It selects the mode of ports A and B and the RxD and TxD pins. Its address is FF28H and is 3FH when the processor is initialized and reset. See table 31.

Table 31. PTMR Functions

PTMR	Value	Function
Bit 7	0	RxD is an output port and TxD is an input port
	1	RxD and TxD are not used as a port
Bit 6		Not used
Bit 5	0	PA ₄ to PA ₇ (high-order four bits) are output ports
	1	PA ₄ to PA ₇ (high-order four bits) are input ports
Bit 4	0	PA ₀ to PA ₃ (low-order four bits) are output ports
	1	PA ₀ to PA ₃ (low-order four bits) are input ports
Bit 3	0	PB ₇ and PB ₆ are output ports
	1	PB ₇ and PB ₆ are input ports
Bit 2	0	PB ₅ and PB ₄ are output ports
	1	PB ₅ and PB ₄ are input ports
Bit 1	0	PB ₃ and PB ₂ are output ports
	1	PB ₃ and PB ₂ are input ports
Bit 0	0	PB ₁ and PB ₀ are output ports
	1	PB ₁ and PB ₀ are input ports

Port C Mode Register (PCMR): The PCMR consists of an 8-bit register. Its address is F29H and is 7FH when the processor is reset. See table 32.

Table 32. PCMR Functions

PCMR	Value	Function
Bit 7	0	Ports C and D are set as a port
	1	Ports C and D are set as a bus
Bit n n = 0-6	0	PCn is an output port (valid when PCMR bit 7 = 0)
	1	PCn is an input port (valid when PCMR bit 7 = 0)

Port D Mode Register (PDMR): The PDMR consists of an 8-bit register. It selects port D in the input or output mode. Its SFR address is FF29H and is FFH when the processor is reset. See table 33.

Table 33. PDMR Functions

PDMR	Value	Function
Bit n n = 0-7	0	PDn is an output port (valid when PCMR bit 7 = 0)
	1	PDn is an input port (valid when PCMR bit 7 = 0)

Control RAM (C-RAM): C-RAM is a 16-byte by 8-bit memory. It is mapped as SFR addresses FF90H through FF9FH. Table 34 shows the relationship between C-RAM and SFR addresses, when PC₀ to PC₃ of port C are used as an address bus.

Table 34. C-RAM SFR Address Mapping

External Address (PC ₃ -PC ₀)					
A3	A2	A1	A0	(HEX)	SFR Address
0	0	0	0	(0H)	FF90H
0	0	0	1	(1H)	FF91H
			?		?
1	1	1	0	(EH)	FF9EH
1	1	1	1	(FH)	FF9FH

Addresses 7H and FH (C-RAM memory external addresses) store information indicating the C-RAM status. 7H indicates the status of 0H to 6H and FH indicates the status of 8H to EH. See table 35.

Table 35. C-RAM Status Functions

7H Memory Bit	Function	FH Memory Bit	Function
Bit 0	0H memory status	Bit 0	8H memory status
Bit 1	1H memory status	Bit 1	9H memory status
	?		?
Bit 6	6H memory status	Bit 6	EH memory status
Bit 7	0	Bit 7	0

The state of a memory status bit, indicates the following:

0 = No write or read request is issued by the μPD77810.

1 = A write or read request is issued by the μPD77810.

Each status bit is set to 1 by a GPP transfer instruction, but cannot be set to 0 by a GPP transfer instruction. When an external host computer accesses 0H to 6H and 8H to EH, the corresponding status bit is set to 0. All bits are set to 0 when the processor is reset.

A read access to the C-RAM can be performed by the GPP and an external host computer simultaneously, but simultaneous write access is denied.

3f

Scrambler (SCR) and Descrambler (DSC)

Both the scrambler (SCR) and descrambler (DSC) consist of a polynomial counter, a protection circuit, and an SCRMR used to set the mode. Registers SCR and DSC are one-bit registers corresponding to the LSB of the data bus. They also have a 4-bit SCRMR register and 3-bit DSCM register as a control register. See table 36.

Table 36. Scrambler and Descrambler SFR Addresses and Descriptions

Unit	SFR Address	Description
SCRMR	FF40H	Mode register
SCR	FF41H	Scrambler port
DSC	FF42H	Descrambler port
SCRMR	FF65H	Scrambler control register
DSCM	FF66H	Descrambler control register

Mode Register (SCRMR). The SCRMR is an 8-bit register. Each bit (bit 7 = MSB and bit 0 = LSB) specifies the multiplexer mode as shown in Figures 15 and 16. Bits 7 through 2 are shared by the SCR and DSC. Bit 1 is used only by DSC and bit 0 is used only by the SCR. Table 37 shows the relationship between the SCRMR bit patterns and CCITT V series recommendations.

Table 37. SCRMR Functions

CCITT Recommendation	Bits							Generating Function
	7	6	5	4	3	2	1	
V.22, V.22bis	0	0	0	0	0	0	--	$1 + X^{-14} + X^{-17}$ (Note 1)
V.27	1	1	1	0	1	0	--	$1 + X^{-6} + X^{-7}$ (Note 2)
V.27bis, V.27ter	1	1	1	1	1	0	--	$1 + X^{-6} + X^{-7}$ (Note 3)
V.29	1	--	--	1	1	0	0	$1 + X^{-18} + X^{-23}$
V.26/V.32 call	1	--	--	1	1	1	0	$1 + X^{-18} + X^{-23}$: SCR $1 + X^{-5} + X^{-23}$: DSC
V.26/V.32 answer	1	--	--	1	1	0	1	$1 + X^{-5} + X^{-23}$: SCR $1 + X^{-18} + X^{-23}$: DSC

Notes:

- (1) The processor has a protection circuit (conforming to Recommendation V.22) that reverses the next scrambler input, when 1 is output continuously to the scrambler 64 times.
- (2) The processor has a protection circuit (conforming to Recommendation V.27) that protects repeated patterns of 1, 2, 3, 4, 6, 9, and 12 in bits 2 through 6. Example of 45 bits of transmitted bit strings follows:

$$P(x) = \sum_{i=0}^{32} a(i)x^i$$

Where, a(i) = 0 or 1
a(i) = a(i + 9) or a(i + 12)

Bit data is inverted before transmission.

- (3) The processor has a protection circuit (conforming to V.27bis and V.27ter Recommendations) that protects repeat patterns of 1, 2, 3, 4, 6, 8, 9, and 12 in bits 2 through 6.

Control Registers (SCRMR and DSCM). Table 38 shows the functions of the 4-bit SCRMR and the 3-bit DSCM.

Table 38. SCRMR and DSCM Functions

Bit	Name	Function
4-Bit SCRMR Functions		
3	SCRMR.INT	Initial data loading (when the bit changes from 0 to 1)
2	SCRMR.CLR	Scrambler clear (when the bit is 1)
1	SCRMR.STT	Scrambler protection circuit start (when the bit changes from 0 to 1)
0	SCRMR.RST	Scrambler protection circuit reset (when the bit is 1)
3-Bit DSCM Functions		
2	DSCM.CLR	Descrambler clear (when the bit is 1)
1	DSCM.STT	Descrambler protection circuit start (when the bit changes from 0 to 1)
0	DSCM.RST	Descrambler protection circuit reset (when the bit is 1)

T_XPLL and R_XPLL


The transmitting phase-locked loop (T_XPLL) and the receiving phase-locked loop (R_XPLL) consist of a group of counters, including some that are only partially resettable, a preset controller, and a PLL mode register (PLLMR) to set the mode. See Figure 17. The T_XPLL adjusts the phase to the external bit rate clock. R_XPLL adjusts it to the phase detected internally. The A/D and D/A precisions (bit length) are set by the SR register (see DSP internal functions) and DAMR register (see A/D and D/A interface) in DSP.

Table 39 lists the clocks used by T_XPLL and R_XPLL.

Table 39. T_XPLL and R_XPLL Clocks

Pin Symbol	Clock Function
ADST	A/D sampling clock
ADCK	A/D data serial clock
RT	Received data bit rate clock (1 in asynchronous mode)
RBAUD	Received data baud rate clock
DALD	D/A data load strobe clock
DACK	D/A data serial clock
STINT	Transmitted data bit rate clock (1 in asynchronous mode)
SBAUD	Transmitted data baud rate clock
ST16	16-time clock of transmitted bit rate used in ASC block
RT16	16-time clock of received bit rate used in SAC block

Figure 15. SCR Block Diagram



3f

T_XPLL. T_XPLL is a PLL whose theory of operation is based on a frequency divider with an adjustable ratio. The incrementer (INCR) shown in Figure 18 is incremented by one at an input clock rate of 5.5296 MHz. When INCR reaches the number 6 it inputs either 0, 1, or 2 as determined by the 2-bit FLIP/FLOP (TF0 and TF1). Table 40 shows the TF0 and TF1 values.

Table 40. TF0/RF0 and TF1/RF1 Values


TF0/RF0	TF1/RF1	Data to be Loaded in INCR
0	0	1 (1/6)
1	0	2 (1/5)
0	1	0 (1/7)
1	1	Inhibited

In Figure 18, CMP is a phase comparator that outputs the phase of STEXT or RT at the rising edge of SBAUD. CNT is an incremental/decremental counter. It is incremented or decremented by one according to the CMP output. When CMP reaches +3 or more, it issues a TF0 set signal; when -3 or less, it issues a TF1 set signal. TF0 and TF1 are updated every time an SBAUD is generated. TF0 and TF1 select the multiplexer output and change the timing for the INCR division ratio to 2400 Hz/9600 Hz, selectable by PLLMR.

At the rising edge of STINT, an interrupt signal IST is output.

R_XPLL. R_XPLL is a PLL whose theory of operation is based on a frequency divider with an adjustable ratio.

Figure 16. DSC Block Diagram



In Figure 19, INCR is an incrementer that is incremented by an input clock rate of 5.5296 MHz. When INCR reaches the number 6, it inputs 0, 1, or 2 at the next increment. Data to be loaded is determined by the 2-bit FLIP/FLOP (RF0 and RF1). Table 40 shows the RF0 and RF1 values.

RF0 and RF1 are set or reset with a DSP instruction (write instruction to the SR register). These bits select the multiplexer output and change the timing for the INCR division ratio to 2400 Hz/9600 Hz, selectable by PLLMR. At the rising edge of RTINT, an interrupt signal IRT is output.

Mode Registers. Table 41 shows the PLLMR1, PLLMR2, and BAUDSR register SFR addresses.

Table 41. PLLMR1, PLLMR2, and BAUDSR Register SFR Addresses

Unit	SFR Address	Description
PLLMR1	FF44H	PLL mode register 1 (8 bits)
PLLMR2	FF7EH	PLL mode register 2 (8 bits)
BAUDSR	FF45H	SBAUD and RBAUD status register (2 bits) (low-order 2 bits)

Mode Register PLLMR1: The PLLMR1 mode register is an 8-bit register. Each bit (bit 0 = LSB) specifies the multiplexer mode. PLLMR1 specifies whether the SBAUD and RBAUD pins are used as a baud rate clock output pin or input port (PG₀ and PG₁). PLLMR1 also performs as an input register when the pins are used as input ports.

Bit 7 (MSB) of the PLLMR1 controls TF0 and TF1 of T_XPLL and bit 6 controls RF0 and RF1 of R_XPLL. Bits 5 and 4 specify the clock source of the transmitting PLL and bit 3 specifies the mode of the SBAUD and RBAUD pins. Bits 1 and 0 enables the SBAUD and RBAUD pins, when the pins are used as input ports. Figure 17 shows the PLLMR1 functions.

The PLLMR1 register uses the SFR address of FF44H. PLLMR1 bits 2 through 7 are set to 0, and bits 0 and 1 are set to an undefined value when the processor is reset.

When PLLMR1 is read immediately after it is written an incorrect value may occur in bits 6 and 7.

Figure 17. PLLMR1 Functions

PLLMR1	
Bit 7	TFO and TF1 Update Cycle
0	2400 Hz
1	9600 Hz

PLLMR1	
Bit 6	RF0 and RF1 Update Cycle
0	2400 Hz
1	9600 Hz

PLLMR1	
Bit 3	SBAUD and RBAUD Pin Mode
0	Input Port
1	Baud Rate Clock Output

PLLMR1	
Bit	Function
1	SBAUD Pin Input Bit
0	RBAUD Pin Input Bit

Note:

- (1) A Frequency Rate of 2400 Hz cannot be used for the update cycle clock in phase control of the Tx PLL.

PLLMR1		
Bit		Transmitter Clock
5	4	
0	0	Internal Clock (STINT) (Self Run)
0	1	External Clock (STEXT)
1	0	Slave Clock (RT)
1	1	Inhibited

3f

Mode Register PLLMR2: The PLLMR2 mode register is an 8-bit register. Each bit selects a multiplexer mode. The high-order four bits of PLLMR2 select the transmit (TxPLL) clock rate and the low-order four bits select the receive (RxPLL) clock rate.

Table 42 lists the PLLMR2 functions. The PLLMR2 register has an SFR address of FF7EH. The SFR address is 33H when the processor is reset.

SBAUD and RBAUD Status Register BAUDSR: The BAUDSR is a 2-bit read-only register that indicates the SBAUD and RBAUD status. Bit 1 indicates the SBAUD status and bit 0 indicates the RBAUD status 1 or 0.

The BAUDSR register has an SFR address of FF45H. The SFR address is set as 0H when the processor is reset. In read mode, bits 2 through 7 output 0s.

Table 42. PLLMR2 Functions

Bits				SBAUD (Hz)	STINT (Hz)	ST 16 (Hz)	Bits			RBAUD (Hz)	RT (Hz)	RT 16 (Hz)	
7	6	5	4				3	2	1				0
0	0	0	0	300	300	4800	0	0	0	0	300	300	4800
0	1	0	0	600	600	9600	0	1	0	0	600	600	9600
0	0	0	1	600	1200	19200	0	0	0	1	600	1200	19200
0	0	1	1	600	2400	38400	0	0	1	1	600	2400	38400
0	0	1	0	1200	1200	19200	0	0	1	0	1200	1200	19200
0	1	1	0	1200	2400	38400	0	1	1	0	1200	2400	38400
0	1	1	1	1600	4800	76800	0	1	1	1	1600	4800	76800
1	0	0	0	2400	2400	38400	1	0	0	0	2400	2400	38400
1	0	0	1	2400	4800	76800	1	0	0	1	2400	4800	76800
1	0	1	1	2400	9600	153600	1	0	1	1	2400	9600	153600
1	0	1	0	2400	7200	115200	1	0	1	0	2400	7200	115200
1	1	1	0	2400	14400	230400	1	1	1	0	2400	14400	230400
1	1	1	1	2400	19200	307200	1	1	1	1	2400	19200	307200

Note:

(1) There is a possibility that erroneous data could occur if the GPP is allowed to write and read data to the PLLMR2 simultaneously.

ASC, SAC, and UART

This circuit provides a serial interface asynchronously with the DTE. The circuit consists of an asynchronous-to-synchronous converter (ASC), and synchronous-to-asynchronous converter (SAC), and a universal asynchronous receiver transmitter (UART) (URTI for input and URTO for output).

The mode of the ASC and SAC is selected by the ASMR mode register. In synchronous mode, the serial clock is RT and ST. The mode and control of UART is selected by the URTMR mode register and its status is retained in the URTSR register.

This circuit is invalid when PTMR bit 7 = 0. The RxD pin is used as an output port and the TxD pin is used as an input port. The LSB of SACR is input to RxD and TxD outputs data to the MSB of ASCR.

Table 43 lists the SFR addresses of the ASC, SAC, and UART register. Figure 20 shows the block diagram of the ASC, SAC, and UART.

Table 43. ASC, SAC, UART Register SFR Addresses

Unit	SFR Address	Description
ASMR	FF49H	Asynchronous/synchronous mode register
URTMR	FF4AH (low-order 7 bits)	UART mode register
URTSR	FF4BH (low-order 4 bits)	UART status register
ASCR	FF4CH	ASC register
SACR	FF4DH	SAC register
URO	FF3EH	URO register
URI	FF3FH	URI register

The asynchronous/synchronous mode register (ASMR) is an 8-bit register. It inputs ASC serial data and URTI serial data, selects the RxD pin output signal, selects the character length and signaling rate range, sets a loop from RxD to TxD, and selects asynchronous or synchronous mode. The register contains 00H when the processor is reset. Figure 21 lists the ASMR functions.

Figure 18. T_xPLL Block Diagram




Figure 19. R_xPLL Block Diagram





Figure 20. ASC, SAC, UART Block Diagram



ASC. The asynchronous-to-synchronous converter (ASC) converts a start-stop signal that is being input to the TxD pin to a bit string, which is synchronous to the transmit clock ST of the modem. If the rate of the input signal is high (1% or 2.3%), it deletes the stop bit. ASC also has a break character detection function. When a break character is

detected, it generates break signals for $2M + 3$ bits (M indicates the character length including the start and stop bits). ASC has an 8-bit ASCR output register that can output data to the G-bus. ASCR inputs data converted from asynchronous to synchronous from the MSB. When data is processed bit by bit, the ASCR MSB has valid data. Figure 22 provides a diagram of the ASC break signal.

3f

Figure 21. ASMR Functions

ASMR	
Bit 7	ASC Serial Input
0	T _x D pin
1	URTO output

ASMR	
Bit 6	ASC Control
0	Input disable
1	Input enable

ASMR	
Bit 5	R _x D Pin Output
0	SAC output
1	URTO output

ASMR		
Bit 4	Bit 3	Character Length M (1)
0	0	8
0	1	9
1	0	10
1	1	11

ASMR	
Bit 1	Loop to R _x D to T _x D
0	No loop
1	Loop (3)


ASMR	
Bit 2	Signaling Rate Range
0	Basic
1	Expanded

ASMR	
Bit 0	Asynchronous/Synchronous
0	Asynchronous (2)
1	Synchronous (2)

Notes:

- (1) Includes Start and Stop Bits
- (2) RT and STINT Pins = 1
- (3) R_xD Outputs all 1s


Figure 22. ASC Break Signal Diagram



SAC. The synchronous-to-asynchronous converter (SAC) inserts a stop bit if it is deleted in a circuit that outputs a bit string, which is synchronous to the RT receive clock from the RxD pin as a start-stop signal. The width of the stop bit to be inserted is shorter than the original stop bit by 1/8 (1/4 in extension mode) and is retained until conversion ends.

If two null codes with a deleted stop bit are continuous (start bit length = $2M - 2$ bits), they must be distinguished from a break signal (start bit length = $2M + 3$ bits or more). SAC has an 8-bit input register that can input data from the G-bus. SAC converts data from the LSB of SACR. Figure 23 shows a diagram of the SAC stop bit insertion.

Figure 23. SAC Stop Bit Insertion



Note:
[1] The stop bit is never a 7/8 bit after conversion ends.

3f

UART. The universal asynchronous receiver transmitter (UART) consists of a URTI serial input and URTO output. URTI extracts a character from the start-stop data, deletes the start, stop, and parity bits, and inputs only data to the 8-bit URI register. URTI also performs parity checking if specified. URTO adds the start, stop, and parity bits to URO data and outputs it serially.

The UART mode register (URTMR) is an 8-bit register. The UART functions are shown in Figure 24. ASC and SAC are independent of the UART.

The UART status register (URTSR) is a 4-bit register. All the UART bits are cleared when its status is output to the G-bus. The URTSR functions are shown in Figure 25.

Figure 24. URTMR Functions

URTMR	
Bit 7	URTI Serial Input
0	TxD pin
1	SAC output

URTMR	
Bit 5	URTO Control
0	Serial output disable
1	Serial output enable

URTMR	
Bit 6	Break Signal
0	Not sent
1	Sent (continuously)

URTMR		
Bit 3	Bit 2	Parity
0	–	No check/generate
1	0	Odd
1	1	Even

URTMR	
Bit 4	URTI Control
0	Serial input disable
1	Serial input enable

URTMR	
Bit 1	Data Length (1)
0	7
1	8

URTMR	
Bit 0	Stop Bit Length
0	1
1	2

Note:

(1) The data length does not include the start, stop, and parity bits.

Figure 25. URTSR Functions

URTSR	
Bit 3	Parity Error
0	No parity error
1	Parity error

URTSR	
Bit 2	Framing Error
0	No framing error
1	Framing error

URTSR	
Bit 1	Overrun Error
0	No overrun error
1	Overrun error

URTSR	
Bit0	Break Signal
0	No break signal
1	Break signal (2)

Notes:

- (1) If data is input to the URTI serially or a break signal is detected, an interrupt request (IUU) is issued. URTSR data must be checked every time an IUU is issued. If data is output to the URTO serially, an interrupt signal IOU is issued.
- (2) The URTSR determines that a break signal is issued when two or more continuous characters (excluding the start, stop, and parity bits) are 0.

3f

A/D and D/A Interface

This circuit interfaces the A/D and D/A converters. It consists of a variable-length serial I/O and FIFO, a mode register used to reset the mode, and a DAMR. The A/D serial input signal ADIN inputs DSP ADSI.

The circuit uses the ADST pin to output the A/D conversion start strobe and uses the ADIN pin to input A/D data serially. The circuit also uses the \overline{ADCK} pin for the A/D conversion serial clock. The circuit inputs data from the ADIN pin in synchronization with the rising edge of \overline{ADCK} . The DALD pin is used to output a D/A conversion load strobe signal. The circuit outputs data from the DAOT pin in synchronization with the \overline{DACK} D/A conversion serial clock.


Serial data is input or output from the MSB. The data length is selectable between 8 or 16 bits. Table 44 lists the A/D and D/A SFR addresses

Table 44. A/D and D/A SFR Addresses

Unit	SFR Address	Description
DAMR	FF4EH (low-order 6 bits)	A/D and D/A mode register
FFRA	FF4FH (high-order 3 bits)	FIFO read address
FFWA	FF4FH (low-order 3 bits)	FIFO write address
FIFO	FF54, FF55H	FIFO

D/A Mode Register (DAMR). The DAMR is a 6-bit register. It controls the FIFO read address and selects the A/D and D/A previous bit length and sampling cycle. Its SFR address is FF4EH which corresponds to the low-order six bits of the G-bus. DAMR changes the width of the serial enable signal ADST or DALD, depending on the A/D bit length and the duty of the ADST signal. However, the data width for actual processing is selected by the SR register (SIC bit) of the DSP. DAMR bit 4 and SIC bits must be identical. Figure 26 shows the DAMR functions.

Figure 26. DAMR Functions



FIFO. FIFO is an eight-level stack memory. When data is read from the FIFO and output to an external unit by the DASO, the next data is read. If data is read from the level 4 of the FIFO or all the data is read from the FIFO (write address = read address), an interrupt request from the FIFO is issued. The write address is selected by FFWA and the read address by FFRA. Both FFWA and FFRA are three-bit registers.

The FIFO SFR address is FF54H (low-order eight bits) and FF55H (high-order eight bits). FFRA and FFWA have the same address of FF4FH. FFRA corresponds to bits 6, 5, and 4 of the G-bus and FFWA corresponds to bits 2, 1, and 0.

When the D/A precision is eight bits, data is written into the FIFO by an instruction to write in the low-order eight bits (MOV FIFO, xx). When it is 16 bits, data is written into the FIFO by an instruction to write in the high-order 8 bits (MOV FIFO + 1, xx). When a 16-bit transfer instruction (MOVW FIFO, xx) is executed, data is written in the low-order eight bits and then in the high-order eight bits. When FIFO data (FF54H, FF55H) is read to the G-bus, the data is also immediately read from the G-bus. The operation does not affect FFWA and FFRA. Note that data is stored in a buffer before it is written into FIFO and data in the buffer is read when the G-bus is read. Also, at FIFO levels 2 and 3 immediately after DAMR bit 5 is changed from 0 to 1, a 1 is read from the FIFO.

Refer to timing waveforms for the A/D serial input and D/A serial output timing.

Serial Interface [SI1, SO1, S1SR]

General. The serial input port 1 (SI1) and serial output port 1 (SO1) are 16-bit serial I/O interfaces. The serial interface has an internal status register (S1SR) used to indicate the status of the SI1 and SO1 interfaces.

Both the SI1 and SO1 consist of a four-bit counter, a 16-bit shift register, and a 16-bit register buffer. The S1SR consists of a two-bit register.

Table 45 lists the serial interface SFR addresses.

Table 45. Serial Interface SFR Addresses

Unit	SFR Address	Description
S1SR	FF56H, (2 bits)	Status register
SI1	FF58, FF59H	Serial input port 1
SO1	FF5A, FF5BH	Serial output port 1

Interface Functions. The S1SR indicates the SI1 and SO serial interface status. It consists of two bits, and is set to 0H when the processor is reset.

Table 46 lists the S1SR functions. The SFR address is FF56H.

Table 46. S1SR

S1SR	Value	Functions
Bit 0	1	Data was input to SI1
Bit 1	1	SO1 buffer is full

SI1: SI1 is a 16-bit serial input interface. It is comprised of a 16-bit shift register, an SI1 register (buffer), and a 4-bit counter. The SFR address of the SI1 register is FF58H (low-order eight bits) and FF59H (high-order eight bits). The SFR address is undefined when the processor is reset. SI1 counts 16 bits of serial input data at the rising edge of S1CK and inputs them to the shift register when the SI1EN pin goes active. After the 16 bits of serial data are input, the register resets the counter with a carry and transfers the contents of the shift register to the SI1 register.

This sets S1SR bit 0 to 1 and issues an SI1 interrupt. A read signal then allows the contents of the SI1 register to be output to the G-bus. At this instant of time, data at FF59H (high-order eight bits) is read and S1SR bit 0 goes to 0. This completes the execution of the serial input.

To read SI1 data, the SFR address FF58H (low-order eight bits) must be read first and then SFR address FF59H (high-order eight bits). When S1SR0 is 0, serial input is disabled, so the same data will be read repeatedly from SI1.

SO1: SO1 is a 16-bit serial output interface. It consists of a 16-bit shift register, an SO1 register (buffer), and a 4-bit counter. The SFR address of the SO1 register is FF5AH (low-order eight bits) and FF5BH (high-order eight bits). The SFR address is undefined when the processor is reset. SO1 writes serial output data from the G-bus (SO1 register) by a Write signal generated from the G-bus interface. When data is written in the high-order eight bits (FF5BH), S1SR bit 1 (SO1 buffer full) is set to 1. SO1 register data is transferred to the shift register when it is not in the output mode and S1SR bit 1 (SO1 buffer full) is set to 0. When data is input to the shift register, SO1 automatically outputs serial output request signal SO1RQ from the SO1RQ pin, using S1CK as a serial clock. When the SO1EN pin goes active, SO1 outputs 16 bits of serial data from the SO1 pin at the falling edge of the S1CK serial clock. SO1 stores output data in the buffer before transferring it to the shift register. It stores the next data in the buffer when the buffer becomes free. The buffer status is checked by the S1SR register and SO1 can output bytes of serial data continuously.

3f

To write serial output data to the SO1 register, the low-order eight bits must be written first and then the high-order eight bits. Data is then transferred to the shift register.

When S1SR bit 1 is a 1, the write operation is disabled. Consequently, in this type of occurrence, the address is rewritten. Figure 27 shows the S11 timing diagram and Figure 28 shows the SO1 timing diagram.

Figure 27. S11 Timing Diagram





Figure 28. SO1 Timing Diagram



General-Purpose Timer and Watch Dog Timer [TMMR, TMRA, TMRB, WDMSR, WDTMR]

General. TMRA is a general-purpose timer consisting of an 8-bit decrement counter. TMRB is an interval timer consisting of an 8-bit decrement counter. TMMR is a control register for TMRA and TMRB.

WDTMR is an 8-bit watch dog timer that monitors software hangup. If the specified time is expired, it issues a non-maskable interrupt (MNIWD) to GPP. WDMSR is a register used to specify the mode of WDTMR. Table 47 lists the timer SFR addresses.

Table 47. Timer SFR Addresses

Unit	SFR Address	Description
TMMR	FF5DH	General-purpose timer control register
TMRA	FF5EH	8-bit general-purpose timer

Functions. General-Purpose Timer Control Register (TMMR): TMMR is a 5-bit register used to control the TMRA general-purpose timer and the TMRB interval timer. TMMR bit 0 specifies the TMRA operation; bits 4 through 6 specify the TMRB interval clock; and bit 7 specifies the TMRB initialization.

When TMMR bit 0 is changed from 0 to 1, TMMR loads the data stored in the buffer into TMRA and decrements it at the rising edge of the timer clock (230.4 kHz). When the counter value reaches 0, TMMR sets bit 0 to 0 and issues an interrupt signal to stop the counter.

When bit 7 is changed from 0 to 1, TMMR clears TMRB and increments the counter at the rising edge of the timer clock (921.6 kHz, 460.8 kHz, 230.4 kHz, or 115.2 kHz). If the counter overflows, TMMR issues an interrupt signal. Bit 7 is cleared to 0 at the same time the timer starts operation. The TMMR initial value and reset value is 00H.

The TMMR SFR address is FF5DH. In TMMR read mode, a 0 is output to G-bus unassigned bits 3 through 7. Table 48 shows the TMMR functions.

Table 48. TMMR Functions

TMMR	Name	Contents	Initial Value	
Bit 7	TBI	When bit 7 is 1, TMRB is initialized	0	
Bits 6-4	TBS	TMRB interval timer clock selection	000	
Bits				
	6	5	4	Clock Frequency
	0	0	0	921.6 kHz
	0	1	1	460.8 kHz
	1	0	1	230.4 kHz
	1	1	1	115.2 kHz
Bits 3-1	—	Not used (0 is output if read)	—	
Bit 0	TAE	When bit 0 is 1, TMRA is enabled	0	

General-Purpose Timer (TMRA): TMRA consists of a buffer register and a counter. The TMRA SFR address is FF5EH. Buffer register TMRA is set to FFH when reset, however other values can be written to the buffer. A value of 0 may cause the TMRA to malfunction.

When TMRA is enabled by the TAE = 1, data from the buffer register is loaded to the counter, which decrements at a 230.4 kHz (4.34 μs) frequency rate generated by TxPLL. When the counter is decremented to 0, TMRA issues a timer interrupt signal IAT, sets the TAE bit to 0, and stops the counter. When TMRA is read by the GPP, the counter value is output if the counter is in the operation mode. If the counter is not in the operation mode, the buffer register value is output.

Interval Timer (TMRB): TMRB consists of an interval timer clock selector and a counter. The counter is reset to 00H. When TMMR bit 7 (initialization signal TBI) is 1, TMRB clears the counter and decrements it at the frequency selected by the TBS (interval timer clock selection bit) of TMMR bits 6 through 4. Four interval times are available: 0.28 ms, 0.55 ms, 1.1 ms, and 2.2 ms.

If the counter overflows, TMRB issues a timer interrupt signal IBT. The TMRB counter value cannot be read by the GPP.

Watch Dog Timer Control Register (WDMSR): The WDMSR is an 8-bit register used to control the watch dog timer (WDTMR). Its SFR address is FF6DH. It is set to 00H when reset and the watch dog timer stops. WDMSR bit 0 and WDMSR bit 1 specify the WDTMR interval time (ITV0 and ITV1). WDMSR bit 7 enables the WDTMR and WDMSR bit 2 through WDMSR bit 6 (five bits) are not defined, but when read 0 is output to the G-bus.

3f

Table 49 shows the WDMSR SFR address. Figure 29 shows the WDMSR functions.

Table 49. WDMSR SFR Address


Unit	SFR Address	Description
WDMSR	FF6DH	Watch dog timer control register

Watch Dog Timer Counter Register (WDTMR): The WDTMR monitors software hangup. If the time, specified by WDMSR expires, WDTMR issues a non-maskable interrupt signal (MNIWD). WDTMR consists of an 8-bit increment counter and a decoder. WDTMR is set to 00H when

initialized or reset. WDTMR is enabled by WDR = 1 (operation enable signal) of WDMSR, and starts incrementing at the clock rate of 75 Hz. The decoder decodes a carry from bits 6 through 8 of the counter. The internal signal ITV bit 0/ITV bit 1 which is output from WDMSR, selects the interval time, and issues a non-maskable signal (NMIWD). Next, the increment counter is reset and starts incrementing again at 75 Hz. The watch dog timer has no address and cannot be read and written.


WDTMR is reset and starts counting every time data is written into the WDMSR. Figure 30 shows the 8-bit increment counter and decoder.

Figure 29. WDMSR Functions



83ML-5978B

Figure 30. WDTMR 8-Bit Increment Counter and Decoder



83ML-5979B

DSP Interface

General. The DSP interface consists of an INTDSP register that issues an interrupt and reset to the DSP, a data register (DR) that inputs and outputs data to and from the DSP, and a status register (SR). The INTDSP register, DR, and SR are all mapped in memory as SFR of the GPP.

DSP Functions

DSP Reset and Interrupt: The INTDSP register issues reset and interrupt requests to the DSP. The INTDSP register is a 2-bit register, which is set to 00H when initialized or reset. Its address is SFR FF64H, which corresponds to the low-order 2 bits of the G-bus. 0 is output from the G-bus bits 2 through 7 when the interface is read.

Table 50 shows the INTDSP SFR address and table 51 shows the INTDSP functions.

Table 50. INTDSP SFR Address

Unit	SFR Address	Description
INTDSP	FF64H	DSP reset and interrupt request register

Table 51. INTDSP Functions

INTDSP	Function
Bit 0	When this bit = 1, INTDSP resets DSP
Bit 1	When this bit is changed from 0 to 1, INTDSP issues an interrupt request to DSP. After the interrupt request is issued, the bit is automatically reset.


Data Input/Output Between the GPP and DSP: The SR register stores the DSP status. The SR register consists of an 11-bit status register. Internally, it is handled as a 16-bit register. The high-order eight bits can be read by the GPP by specifying the SFR address FF62H or FF63H.

The SR register is set to 00H when the processor is reset. Table 52 shows the SR register SFR address and Figure 31 shows the status register configuration. See DSP Status Register (SR) for functional details.

Table 52. SR Register SFR Address

Unit	SFR Address	Description
SR	FF62H or FF63H	DSP SR register

Figure 31. Status Register Configuration



The DR register is a 16-bit register. It can be used as a data transfer register to and from the DSP. Since the GPP is eight bits, DR transfers 16-bit data in two operations. Internally, 16-bit data is transferred in one operation. For 16-bit transfer, DR first transfers the low-order eight bits then the high-order eight bits. When the DR register is defined as an 8-bit register by the DRC bit of the status register (SR), only the low-order eight bits of DR are transferred. The high-order eight bits are not defined (or their value is the one previous to being changed). The DR register can be read and written by the GPP by specifying the SFR address FF60H or FF61H. Table 53 shows the DR register SFR address. See DSP Data Register (DR) for the functional details.


Table 53. DR Register SFR Address

Unit	SFR Address	Description
DR	FF60H or FF61H	DSP DR register

SYSTEM CONFIGURATION

Figure 32 shows a typical V.22bis system application for the μPD77810.

Figure 32. V.22bis System Application Example



Description

The NEC μ PD7281 Image Pipelined Processor is a high-speed digital signal processor specifically designed for digital image processing such as restoration, enhancement, compression, and pattern recognition. The μ PD7281 employs token-based data-flow and pipelined architecture to achieve a very high throughput rate. A high-speed on-chip multiplier speeds calculations. More than one μ PD7281 can easily be cascaded with a minimum amount of interface hardware to increase the throughput rate even further. The μ PD7281 is designed to be used as a peripheral processor for minicomputers or microcomputers, thereby relieving the host processor from the burden of time-intensive computations. The μ PD7281 has a very powerful instruction set designed specifically for digital image processing algorithms. The Image Pipelined Processor can also be used as either a general purpose digital signal processor or a numeric processor.


Features

- Token-based data-flow architecture
- Internal pipelined ring architecture
- Powerful instruction set for image processing
- 17 x 17-bit (including sign bits) fast multiplier: 200 ns
- High-speed data I/O handling
 - Asynchronous two-wire handshaking protocols
 - Separate data input and output pins
- Easy multiple-processor configuration
- Rewritable program stores
- On-chip memories:
 - Link Table (LT): 128 x 16 bits
 - Function Table (FT): 64 x 40 bits
 - Data Memory (DM): 512 x 18 bits
 - Data Queue (DQ): 32 x 60 bits
 - Generator Queue (GQ): 16 x 60 bits
 - Output Queue (OQ): 8 x 32 bits
- NMOS technology
- Single +5 V power supply
- 40-pin DIP

Applications

- Digital image restoration
- Digital image enhancement
- Pattern recognition
- Digital image data compression
- Radar and sonar processing
- Fast Fourier Transforms (FFT)
- Digital filtering
- Speech processing
- Numeric processing

Pin Configuration



3g

Performance Benchmarks

Operation	1 μ PD7281	3 μ PD7281s	Note
Rotation	1.5 sec	0.6 sec	512 x 512 binary image
1/2 Shrinking	80 ms	30 ms	512 x 512 binary image
Smoothing	1.1 sec	0.4 sec	512 x 512 binary image
3x3 Convolution	3.0 sec	1.1 sec	512 x 512 grey scale image
64-stage FIR Filter	50 μ s	18 μ s	17-bit fixed point
cos(x)	40 μ s	15 μ s	33-bit fixed point

Ordering Information

Part Number	Package Type
μ PD7281D	40-pin ceramic DIP

Pin Identification


No.	Signal	I/O	At RESET	Description
1	RESET	In		System Reset: A low signal on this pin initializes μPD7281. During the reset, a 4-bit module number should be placed on IDB ₁₅ - IDB ₁₂ .
2	IACK	Out	High	Input Acknowledge: This acknowledge signal is output by the μPD7281 to notify the external data source that a 16-bit data transfer has been completed.
3	IREQ	In		Input Request: This input signal requests a data transfer from an external device to μPD7281.
4-19	IDB ₁₅ - IDB ₀	In		16-bit input data bus: 32-bit input data tokens are input to the Input Controller as two 16-bit words.
20	GND			Power ground
21	CLK	In		System clock input (10 MHz: target spec)
22-37	ODB ₁₅ - ODB ₀	Out	High Impedance	16-bit output data bus: 32-bit output data tokens are output by the Output Controller as two 16-bit words.
38	OREQ	Out	High	Output Request: This signal informs an external device that a 16-bit data word is ready to be transferred out of μPD7281.
39	OACK	In		Output Acknowledge: This acknowledge signal input by the external data destination notifies μPD7281 that a 16-bit data transfer may occur.
40	V _{CC}			+5 V power supply

Architecture

The μPD7281 utilizes a token-based, data-flow architecture. This novel architecture not only provides multiprocessing capability without complex external hardware, but also offers high computational efficiency within each processor. Taking advantage of the multiprocessing capability of data-flow architecture, almost any processing speed requirements can be satisfied by using as many μPD7281s as needed in the system. Within each μPD7281, the data-flow architecture provides high computational efficiency through concurrent operations. For example, while the Processing Unit (or ALU) spends its time for actual computations only, the internal memory address calculations, internal memory read and write operations and input/output operations are all being done concurrently. Furthermore, in contrast to conventional von Neumann processors, a data-flow processor doesn't fetch instructions, perform subroutine stack operations or do data transfers between registers. Therefore, it does not spend the time required for these operations.

The μPD7281 also utilizes an internally pipelined architecture. As shown in the block diagram, a circular pipeline is formed by five functional blocks: the Link Table (LT), the Function Table (FT), the Data Memory (DM), the Queue (Q), and the Processing Unit (PU). A token entered through the Input Controller (IC) is passed on to the Link Table to be processed around the pipelined ring as many times as needed. When a token is finished being processed, it is queued into Output Queue (OQ) and then output via the Output Controller (OC).

Block Diagram



3g

Absolute Maximum Ratings

$T_A = +25^\circ\text{C}$	
Supply voltage, V_{DD}	-0.5 V to +7.0 V
Input voltage, V_I	-0.5 V to +7.0 V
Output voltage, V_O	-0.5 V to +7.0 V
Operating temperature, T_{OPT1} (2 m/s air flow)	0°C to +70°C
Operating temperature, T_{OPT2} (No air flow)	0°C to +45°C
Storage temperature, T_{STG}	-65°C to +150°C

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

$T_A = +25^\circ\text{C}$		Limits			Test Conditions
Parameter	Symbol	Min	Max	Unit	
CLK capacitance	C_K		20	pF	$f_c = 1\text{ MHz}$
Input capacitance	C_I		10	pF	(All other pins at 0 V)
Output capacitance	C_O		20	pF	

DC Characteristics

$T_A = 0^\circ\text{C to } +70^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input low voltage 1 (RESET, IDB ₁₅₋₀)	V_{IL1}	-0.5	0.7		V	
Input high voltage 1 (RESET, IDB ₁₅₋₀)	V_{IH1}	2.0	$V_{DD} + 0.5$		V	
Input low voltage 2 (IREQ, OACK, CLK)	V_{IL2}	-0.5	0.45		V	
Input high voltage 2 (IREQ, OACK, CLK)	V_{IH2}	3.5	$V_{DD} + 0.5$		V	
Output low voltage	V_{OL}		0.45		V	$I_{OL} = 2.0\text{ mA}$
Output high voltage	V_{OH}	2.4			V	$I_{OH} = -400\text{ }\mu\text{A}$
Input leakage current	I_{LI}		± 10		μA	$0\text{ V} \leq V_I \leq V_{DD}$
Output leakage current	I_{LO}	± 10			μA	$0\text{ V} \leq V_O \leq V_{DD}$
Supply current	I_{DD}	320	500		mA	

AC Characteristics

$T_A = 0^\circ\text{C to } +70^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
CLK cycle time	t_{CLK}	100		500	ns	Measured at 2 V
CLK pulse width high	t_{WKH}	40			ns	
CLK pulse width low	t_{WKL}	40			ns	
CLK rise time	t_{KR}			10	ns	
CLK fall time	t_{KF}			10	ns	
IACK delay time 1 (from IREQ down) (Note 1)	t_{DIAL1}	20		50	ns	
IACK delay time 1 (from IREQ up) (Note 2)	t_{DIAH1}	20		55	ns	
IACK delay time 2 (from IREQ down)	t_{DIAL2}	20		70	ns	
IACK delay time 2 (from IREQ up)	t_{DIAH2}	20		70	ns	
Min time between transitions on IREQ and IACK	t_{HIQ}	15			ns	
IREQ rise time	t_{IQR}			10	ns	

AC Characteristics (cont)

$T_A = 0^\circ\text{C to } +70^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 10\%$


Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
IREQ fall time	t_{IQF}			10	ns	
Data set up time (before IREQ up)	t_{SID}	40			ns	
Data hold time (after IREQ up)	t_{HID}	0			ns	
OREQ delay time 1 (from OACK down)	t_{DOQH}	15		35	ns	
OREQ delay time 1 (from OACK up)	t_{DOQL}	15		45	ns	
Min time between transitions on OREQ and OACK	t_{DOA}	15			ns	
OACK rise time	t_{OAR}			10	ns	
OACK fall time	t_{OAF}			10	ns	
Data access time (after OREQ down)	t_{DOD}			25	ns	
Data float time (after OREQ up)	t_{FOD}	10		35	ns	
Pre RESET high time	t_{RVRST}	t_{CLK}			ns	
RESET low time	t_{WRST}	$6t_{CLK}$			ns	
Module number data setup time (after RESET down)	t_{MD}			$2t_{CLK}$	ns	
Module number data hold time (after RESET up)	t_{HMD}	0			ns	
Reset delay from CLK down	t_{DRST}			$(1/2)t_{CLK}$	ns	

Notes:


- (1) "Down" = on falling edge
- (2) "Up" = on rising edge
- (3) Output load capacitance: $\overline{\text{IACK}}$, $\overline{\text{OREQ}} = 50\text{ pF}$; $\text{ODB}_{15-0} = 100\text{ pF}$

Timing Waveforms


AC Test Input Voltage




AC Test Output Voltage



Clock Timing




Module Number and RESET Timing




3g

Input Handshake Timing



Output Handshake Timing



Functional Description

As shown in the block diagram, the μPD7281 consists of 10 functional blocks. Before any processing occurs, the host processor down-loads the object code into the Link Table and the Function Table of the μPD7281 by using specially formatted input tokens. At this time, constants may also be sent to the Data Memory to be stored. The contents of the Link Table and the Function Table are closely related to a computational graph. When a computational process is represented graphically, it usually forms a directed data-flow graph. In such a graph, the arcs (or edges, links, etc.) represent the entries in the Link Table and the nodes represent the entries in the Function Table. An arc between any two nodes has a data value, called a "token", and is identified by a corresponding entry in the Link Table. A node in the directed data-flow graph signifies an operation, and the type of operation is logged into the Function Table along with the identification information about the outgoing arc.

A minimal amount of interface hardware is required to configure μPD7281s in a multiprocessor system. As many as 14 μPD7281s can be cascaded together, as

shown in figure 1. Each μPD7281 must be assigned a Module Number (MN) during reset. Figure 2 shows the timing diagram for assigning the module number.

When any token enters a μPD7281, regardless of the total number of μPD7281s used in the system, the Input Controller of that μPD7281 discerns whether or not the entering token is to be processed by checking the Module Number (MN) field of the token. If the Module Number is not the same as the Module Number assigned during reset, the token is passed to the Output Controller so that it can be sent out via the Output Data Bus. However, if the token has the same Module Number, then the Input Controller strips off the MN field and sends the remaining part of the token to the Link Table for processing.

Once a token enters the circular pipeline by accessing the Link Table, it requires seven pipeline clock cycles for the token to fully circulate around the ring. One pipeline clock cycle is needed for the Link Table, the Function Table, or the Data Memory to process an incoming token, and two pipeline clock cycles are needed for the Queue or the Processing Unit to process a token. The Queue requires one pipeline

Figure 1. Connecting Multiple μPD7281s





Figure 2. Timing Diagram for Assigning Module Numbers During RESET




clock cycle to write and one cycle to read. Similarly, the Processing Unit requires one pipeline clock cycle to execute and one clock cycle to output the result. In other words, both the Processing Unit and the Queue are made of two-stage pipelines. Therefore, when seven tokens exist simultaneously in the circular pipeline, the pipeline is full and full parallel processing is achieved.

When a data token flows through each functional block in a given μPD7281, the format of the token changes significantly. The actual transitions of a token format through different functional blocks are shown

in figure 3. A data token flowing within the circular pipeline must have at least a 7-bit Identifier (ID) field and an 18-bit data field. The ID field is used as an address to access the Link Table memory. When a token accesses the LT memory, the ID field of the token is replaced by a new ID (shown as ID' in figure 3) previously stored in the LT memory. As a result, every time a data token accesses LT memory, its ID field is renewed. The data field of a token consists of a control bit, a sign bit and a 16-bit data. A token may have up to two data fields, as well as other fields (OP code, control, etc.) if necessary.

Figure 3. Token Formats and Transitions




3g

Input Controller [IC]

A 32-bit token is entered into a μPD7281 in two 16-bit halves using a two-signal request/acknowledge handshake method, as shown in figure 4. The input/output token format is shown in figure 7. After a token is accepted by the IC, the MN field of the token is compared to the Module Number of μPD7281 which was assigned at reset. If the Module Number of the accepted token is not the same, the IC passes the token directly to the Output Controller. If the MN field of the accepted token is the same, then the IC strips off the Module Number and sends the remaining part of the token to the Link Table. The IC also monitors the status of the Processing Unit. If it is busy, the IC delays accepting another token until it is no longer busy. The IC also accepts the refresh tokens from the Refresh Controller (RC) and sends them to the Link Table.

Figure 4. Handshake Timing Waveforms



Output Controller [OC]

The OC outputs 32-bit tokens in two 16-bit halves using a two-signal request/acknowledge handshake method, as shown in figure 4. The types of tokens output by the OC are as follows: output data tokens from the Output Queue, error status data tokens generated internally by OC, DUMP tokens, and passing data tokens from the Input Controller.

Link Table [LT]

The LT is a 128 x 16-bit dynamic RAM. The ID field of an incoming LT token is used to access the LT memory. The contents of an LT memory location

consist of a 6-bit Function Table Address (FTA), a 7-bit ID, a 1-bit Function Table Right Field Control (FTRC), and a 2-bit Selection (SEL) field. When a token accesses LT memory, its ID field is replaced by the new ID field contained in the memory location being accessed. Therefore, every time a token accesses LT memory, it is given a new ID. The FTA field is used to access FT memory locations. The FTRC bit and the SEL field are used to specify the type of instruction. By using specially formatted tokens, the contents of the LT can either be set during a program download or be read during a diagnosis.

Function Table [FT]

The FT is a 64 x 40-bit dynamic RAM. As for the case of the Link Table, the contents can either be set during a program download or be read during a diagnosis by using specially formatted tokens.

Each FT memory location consists of a 14-bit Function Table Left field (FTL), a 16-bit Function Table Right field (FTR), and a 10-bit Function Table Temporary field (FTT). These fields contain control information for different types of instructions.

Address Generator and Flow Controller [AG/FC]

The AG/FC generates the addresses to access the Data Memory (DM) and controls the writing of data to and the reading of data from the Data Memory. AG/FC determines whether the incoming token contains a one-operand instruction or a two-operand instruction. One-operand instruction tokens can be sent directly to the Queue. However, if the token contains a two-operand instruction, then both operands must be available before they can be sent to the Queue. For a two-operand instruction, the token which arrives at the Data Memory first is temporarily stored until the second operand token arrives. When the second operand token exits the Function Table, the AG/FC generates the Data Memory address which contains the first operand. Then, the second operand token and the first operand data read out from the Data Memory are sent to the Queue together.

Data Memory [DM]

The DM is a 512 x 18-bit dynamic RAM which is used to queue the first operand for a two-operand instruction until the second operand arrives. DM can also be used as a temporary memory or as a buffer memory for I/O data.

Queue [Q]

The Q is a FIFO memory configured with a 48 x 60-bit dynamic RAM. The Q is used to temporarily store the Processing Unit-bound and the Output Queue-bound tokens. The Q is further divided into two different FIFO memories: a 32 x 60-bit Data Queue (DQ) and a 16 x 60-bit Generator Queue (GQ). The DQ is used for the

PU, OUT and AG/FC instructions. The DQ temporarily stores the PU and AG/FC tokens before they are sent to the Processing Unit for processing. The DQ also temporarily stores the Output Queue tokens before they are sent to the Output Queue. The GQ is used for Generate (GE) instructions only. The DQ will not output tokens to the Output Queue if it is full, and the DQ or GQ will not output tokens to the Processing Unit if the Processing Unit is busy.

In order to control the number of tokens in the circular pipeline to prevent Q overflow, the Q is further restricted by the following two situation rules: when the DQ has eight or more tokens stored, the read from the GQ is inhibited, and when the DQ has fewer than eight tokens stored, the read from the GQ has a higher priority than the read from the DQ. Since instructions stored in the GQ generate tokens, restricting the number of GQ tokens is important in order to keep the Q from overflowing. In case the internal processing speed is slower than the rate of incoming data tokens, the DQ possesses a potential overflow condition. To prevent overflow, the processor is put into restrict/inhibit mode when the DQ reaches a level greater than 23.

Output Queue [OQ]

The OQ is a first-in first-out (FIFO) memory configured in an 8 x 32-bit static RAM. The OQ is used to temporarily store the output data tokens from the Data Queue so that they can be output by the Output Controller via the output data bus. When OQ is full, it sends a signal to the Data Queue to delay accepting further tokens.

Processing Unit [PU]

The PU executes two types of instructions: PU and GE. PU instructions include logical, arithmetic (add, subtract and multiply), barrel-shift, compare, data-exchange, bit-manipulation, bit-checking, data-conversion, double-precision adjust, and other operations. The control information for a PU instruction is contained in the Function Table Left field of the PU token. The GE instructions are used to generate a new token, multiple copies of a token, or block copies of a token. They can also be used to set the Control field (CTLF) of a token and to generate external memory addresses. If the current PU operation cannot be completed within a pipeline clock cycle, the PU sends a signal to the

Queue and the Input Controller to prevent them from releasing any more tokens.

Refresh Controller [RC]

The RC automatically generates refresh tokens for the dynamic RAMs used in the circular pipeline, i.e. the LT, FT, DM, and Q. Each RC token, generated periodically, is sent to the Input Controller and is propagated through the LT, FT, DM and Q, in that order. The RC tokens are deleted after reaching the Q.

Operation Modes

There are three different modes in which the μPD7281 can operate: Normal, Test, and Break (see figure 5). After an external hardware reset, the μPD7281 is in the Normal mode of operation. The μPD7281 can enter the Test mode for program debugging by inputting a SETBRK token (see figure 6) while the processor is in the Normal mode. If an overflow occurs in the Data Queue or the Generator Queue, the processor enters into the Break mode so that the internal contents of the processor can be examined; see table 1. Table 2 describes the effects of software and hardware resets.

Table 1. DUMPD Output Token Format


MN	Z	ID	CTLF	DATA (16-bit field)
0000	0	0000 000	0111	xxxxx(5) GQ Size(5 bits) DQ Size(6 bits)
0000	0	0000 001	0111	xxxx(4) u(1) ID(7) CTLF(4)
0000	0	0000 010	0111	DATA(16)
0000	0	0000 011	0111	xxx (3) u(1) ID(7) x(1) C _B , S _B , C _A , S _A
0000	0	0000 100	0111	xx(2) FTL (Lower 12 bits) xx(2)
0000	0	0000 101	0111	DATA _A (16)
0000	0	0000 110	0111	DATA _B (16)
0000	0	0000 111	0111	xxxxxxxx(9) ID(7)

x: Don't care u: Unused

Table 2. Effects of Reset Operation


	Hardware Reset	Software Reset
MN	μPD7281 reads in MN	No Change
High/Low Word Flip-flop	Reset	No Change
Input Inhibit Control	Reset (No constraint)	No Change
LT Break State	Reset	Reset
Internal Operation	Stopped	Stopped
DQ, GQ, and OQ Pointers	Set to 0	Set to 0

Figure 5. μPD7281 Operation Modes



49-000066A

Figure 6. SETBRK (Set Break Condition) and SETMD (Set Mode) Token Formats




Input/Output Tokens

The only way any external device can communicate with the μPD7281 is by using the I/O tokens (see figure 7). Both the input and the output tokens have the same format so that a token may flow through a series of multiple processors without a format change. A 32-bit I/O token is divided into upper and lower 16-bit words and input to or output from the μPD7281 a 16-bit word at a time. Object code is down-loaded into the Link

Table and the Function Table using SETLT, SETFTR, SETFTL and SETFTT input tokens. The contents of the Function Table and the Link Table can also be read using RDLT, RDFTR, RDLFTL and RDFTT tokens. In order to write or read a value to and from the Data Memory, a program must be down-loaded and executed. Once object code is down-loaded into the μPD7281, data tokens are input to the processor, thereby initiating the processing. For a description of the input and output tokens, see tables 3 and 4.

Figure 7. Input/Output Token Format



3g

Table 3. Input Token Format

Input Token	High Word (16)				Low Word (16)				Remarks
	MN (4) 15 12	Z (1) 11 10	ID (7) 4	CTLF (4) 3 0	DATA (16) 15 0				
SETLT	MN	0	LT address	1 1 0 0	Data to be set in LT				Set LT
SETFTR	MN	0	FT address	1 1 0 1	Data to be set in FTR				Set FT Right Field
SETFTL	MN	0	FT address	1 1 1 0	Data to be set in FTL				Set FT Left Field
SETFTT	MN	0	FT address	1 1 1 1	Data to be set in FTT				Set FT Temporary Field
RDLT	MN	0	LT address	1 0 0 0					Read LT
RDFTR	MN	0	FT address	1 0 0 1					Read FT Right Field
RDLFTL	MN	0	FT address	1 0 1 0					Read FT Left Field
RDFTT	MN	0	FT address	1 0 1 1					Read FT Temporary Field
CRESET	MN	0		0 1 0 0					Command Reset
SETMD	MN	0		0 1 0 1	Mode set data				Set Operation Mode
SETBRK	MN	0	ID	0 1 1 0	M (1)	Count (15)			Set Break Condition
DUMP	MN	0	xxxx(4) DUMP (3)	0 1 1 1					Dump
CBRK	0 0 0 0	0		0 1 0 0					Command Break
VAN	1 1 1 1	0							Vanish Data
PASS	MN*	0							Pass Data
EXEC	MN	0	ID	0 0 C S	Data				Normal Execution Data

* When MN is not the current module number
 x: Don't care

Table 4. Output Token Format

Output Token	Upper-Order Word (16)							Lower-Order Word (16)					Remarks					
	MN (4)		Z (1)		ID (7)			CTLF (4)		DATA (16)								
	15	12	11	10	4	3	0	15	0									
LTRDD	0	0	0	0	0	LT address			1	0	0	0	Data read from LT	FT Read Data				
FTRRDD	0	0	0	0	0	FT address			1	0	0	1	Data read from FTR	FT Right Field Read Data				
FTLRDD	0	0	0	0	0	FT address			1	0	1	0	Data read from FTL	FT Left Field Read Data				
FTTRDD	0	0	0	0	0	FT address			1	0	1	1	Data read from FTT	FT Temporary Field Read Data				
PASSD	MN		0	ID				CTLFD	Data			Pass Data						
ERR	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	MN(4)MODE(4) 0 0 0 STATUS(5) Error Data	
DUMPD	0	0	0	0	0	0	0	0	0	DUMP(3)			0	1	1	1	Dump data	Dumped Data
OUTD	MN		0	ID				0	0	C	S	Data	Output Data					

Instruction Set Summary

Tables 5 through 8 summarize the instruction set.

Table 5. AG/FC Instructions

Mnemonic	Instruction
QUEUE	Queue
RDCYCS	Read cyclic short
RDCYCL	Read cyclic long
WRCYCS	Write cyclic short
WRCYCL	Write cyclic long
RDWR	Read/Write Data Memory
RDIDX	Read Data Memory with index
PICKUP	Pickup data stream
COUNT	Count data stream
CONVO	Convolve
CNTGE	Count generation
DIVCYC	Divide cyclic
DIV	Divide
DIST	Distribute
SAVE	Save ID
CUT	Cut data stream

Table 6. PU Instructions

Mnemonic	Instruction
OR	Logical OR
AND	Logical AND
XOR	Logical EXCLUSIVE-OR
ANDNOT	Logical INVERT an operand then AND: (A•B)
NOT	Invert
ADD	Add
SUB	Subtract

Table 6. PU Instructions (cont)

Mnemonic	Instruction
MUL	Multiply
NOP	No operation
ADDSC	Add and shift count
SUBSC	Subtract and shift count
MULSC	Multiply and shift count
NOPSC	NOP and shift count
INC	Increment
DEC	Decrement
SHR	Shift right
SHL	Shift left
SHRBRV	Shift right with bit reverse
SHLBRV	Shift left with bit reverse
CMPNOM	Compare and normalize
CMP	Compare
CMPXCH	Compare and exchange
GET1	Get one bit
SET1	Set one bit
CLR1	Clear one bit
ANDMSK	Mask a word with logical AND
ORMSK	Mask a word with logical OR
CVT2AB	Convert 2's complement to sign-magnitude
CVTAB2	Convert sign-magnitude to 2's complement
ADJL	Adjust long (for double precision numbers)
ACC	Accumulate
COPYC	Copy control bit

Table 7. GE Instructions

Mnemonic	Instruction
COPYBK	Copy block
COPYM	Copy multiple
SETCTL	Set control field

Table 8. OUT Instructions

Mnemonic	Instruction
OUT1	Output 1 token
OUT2	Output 2 tokens

There are four different types of instructions which can be specified by the SEL field of an FT token. See table 9.

Table 9. SEL Field of an FT Token

SEL	Type	Description
11	AG/FC	Executes instructions specified by the Function Table Right field while monitoring the Function Table Temporary field.
01	PU	Performs arithmetic, logical, barrel-shift, bit-manipulation, data-conversion, etc.
10	GE	Generates a block or multiple new tokens from a token. Sets the control field of a token. Increments or decrements the data field of a token.
00	OUT	Outputs data tokens from the circular pipeline to the Output Queue after the tokens are finished being processed.

AG/FC Instructions


There are 16 AG/FC instructions (see table 10). They can be grouped into three types: Address Generator (AG), Flow Controller (FC), and AG/FC type.

AG type: RDCYCS, RDCYCL, WRCYCS, WRCYCL, RDWR, RDIDX

FC type: PICKUP, COUNT, CUT, DIVCYC, DIV, DIST, CONVO, SAVE, CNTGE

AG/FC type: QUEUE

A 4-bit OP code in the Function Table right field specifies the instruction to be executed.




3g

QUEUE

For a two-operand instruction, a QUEUE instruction is used to temporarily store the first operand token in the Data Memory until the second operand token arrives. The maximum Queue size is 16. See figure 8.



Figure 8. QUEUE Instruction



RDCYCS [Read Cyclic Short]

RDCYCS reads 18-bit data words from the Data Memory cyclically (see figure 9). The first data to be read is specified by the DM Base address. The last data to be read is specified by the buffer size. The Read Counter (RC) contains the offset address from Data Memory Base (DMB) address. It is incremented each time the Data Memory is accessed. The maximum buffer size is 16.


Figure 9. RDCYCS Instruction Operation



RDCYCL [Read Cyclic Long]

RDCYCL reads 18-bit data words from the Data Memory in a cyclic manner like RDCYCS but has a longer cyclic


range. The first data to be read is specified by the DM Base address. The last data to be read is specified by the buffer size. The maximum buffer size is 256.



WRCYCS [Write Cyclic Short]

WRCYCS writes 18-bit data words into the Data Memory cyclically. The first the Data Memory address


is specified by the DM Base address. The last address is specified by the buffer size. The maximum buffer size is 16.



WRCYCL [Write Cyclic Long]

WRCYCL writes 18-bit data words into the data memory in a cyclic manner similar to WRCYCS but has a longer

cyclic range. The first DM address is specified by the DM Base address. The last address is specified by the buffer size. The maximum buffer size is 256.



RDWR [Read/Write Data Memory]

RDWR is used to write or read data to and from the Data Memory. This instruction reads/modifies/writes the Data Memory with the Address Register as index.

If a token arriving at the instruction has FTRC bit = 0, then the instruction performs a DM read operation. If it has FTRC bit = 1, then the instruction performs a DM write operation.


For a token with the FTRC bit = 0, the actual DM address location to be read is determined by the sum of the following three values: 8-bit Address Register (AR),

the lower eight bits of the data field of the token, and the DM Base address. After the read operation, the lower eight bits of the token's data field is added to the value of AR. Additionally, the data field of the token is replaced by the contents read from the Data Memory location.



If a token with FTRC bit = 1 is used along with RDWR, a write operation is performed. The Data Memory address location is determined by the sum of 8-bit AR and DM Base address. The 18-bit data from the token is written into the DM address calculated. After the write operation, AR is reset to 00H.

3g

FTRC = 0



FTRC = 1



PICKUP [Pickup Data Stream]

This instruction picks up every $(n+1)^{th}$ token from a stream of incoming tokens and increments the $(n+1)^{th}$ token's ID field by one. The number n is specified by the Count

Size (CS) of the Function Table Right field.

Figure 10 illustrates the PICKUP instruction with CS = 3.

Note: These figures use the data-flow graph convention. See figure 27, Data-flow Graph Explanation for the explanation of figures.





Figure 10. Pickup Instruction



COUNT [Count Data Stream]

COUNT copies every $(n+1)^{th}$ token from a stream of incoming tokens and increments the copied token's ID

field by one. The number n is specified by CS of the Function Table Right field. Figure 11 illustrates the COUNT instruction with CS = 3.





Figure 11. COUNT Instruction





CONVO [Convolve]

CONVO instruction is used to perform cumulative operations such as $\sum A_i$ or $\prod A_i$. The CONVO instruction is best suited for convolving two sequences of the same length. Figure 12 illustrates the CONVO instruction by computing

$$SUM = \sum_{i=1}^n A_i B_i.$$

The A_i sequence is input to IN1 while the B_i sequence is input to IN2. Together they are queued and multiplied to form the C_i sequence. The C_i 's arriving at CONVO instruction are queued and added together to form the final answer SUM. The length of the summation, n , is specified by the CS.


Figure 12. CONVO Instruction



CNTGE [Count Generation]


CNTGE is normally used with COPYBK (Copy Block) to generate more than 16 copies of a single token (see figure 13). This instruction has both the dead (inactive) state and the wait (active) state. The instruction starts in the dead state. The FTRC bit = 0 tokens that arrive during the dead state of instruction are output to the ID + 2 token stream. It enters the wait state when a token with FTRC bit = 1 arrives and the token is output to ID token stream. Once the instruction is in the wait state, it counts the number of tokens arriving with FTRC bit = 0, outputting them to the ID token stream, until the number exceeds the number specified by CS. If Counter (C) reaches the number specified by Count Size (CS), the instruction automatically enters the dead state. Tokens with the FTRC bit = 1 arriving at CNTGE while the instruction is in the wait state are deleted by the instruction. Once the instruction enters the dead state, it can be reactivated by the arrival of a token with FTRC bit = 1.

Figure 13. CNTGE Instruction



3g

CNTGE Instruction Field Format




49-000090A

DIVCYC [Divide Cyclic]

DIVCYC divides an incoming stream of tokens into two streams of tokens: an ID token stream and an ID + 1 token stream. The pattern in which the incoming tokens are divided is specified by the Divide Size (DS) and Count Size (CS). The DS specifies cycle size whereas CS specifies the number of consecutive tokens to be in the ID stream. The first CS + 1 tokens are output to the ID token stream. The following consecutive (DS - CS) tokens are output to the ID + 1 token stream.

Figure 14 illustrates the DIVCYC instruction with DS = 7 and CS = 2. Note that an incoming stream of tokens is divided into a stream of ID tokens and a stream of ID + 1 tokens with a cycle of 8 tokens. Since CS = 2, the number of ID tokens in one cycle is 3, the number of ID + 1 tokens in a cycle is 5.

Figure 14. DIVCYC Instruction



DIVCYC Instruction Field Format


FTR					FTT								
15	12	11	8	7	4	3	0	9	8	7	4	3	0
1	0	1	0	-	Count Size [CS]	Divide Size [DS]	-	Counter [C]	Counter [C]				

49-00092A


DIV [Divide]

DIV with CS = n divides an incoming stream of tokens with FTRC bit = 0 into two streams of tokens: ID tokens and ID + 1 tokens. The first (n + 1) incoming tokens with FTRC bit = 0 are output as the ID tokens, and the rest of the incoming tokens with FTRC bit = 0 are output as ID + 1 tokens. An incoming token with FTRC bit = 1 is used to reinitialize the DIV instruction. The stream of input tokens with FTRC bit = 0 after the reinitialization is again divided into a stream of (n + 1) ID tokens followed by ID + 1 tokens. A token with FTRC bit = 1 which reinitializes the DIV instruction is deleted from the output token stream. A DIV instruction with CS = 3 is illustrated in figure 15. The 10th and 16th input tokens have FTRC bit = 1, so they reinitialize the DIV instruction.

Figure 15. DIV Instruction





3g



DIST [Distribute]

DIST is used to divide a stream of incoming tokens with the same ID into more than one stream of tokens with different IDs (see figure 16). The ΔID size determines the maximum number of output token streams the instruction can have. ΔID is the value added to an incoming token's ID field to form the ID field of the output token. The ΔID field is initially set to zero, and it is incremented by one after a token with FTRC bit = 1 passes through the instruction. However, a token with FTRC bit = 0 has no effect on the value of ΔID field. If the value of ΔID before being incremented by a token with the FTRC bit = 1 is equal to the contents of the ΔID size field, the ΔID field will be reset to zero.

Figure 16. DIST Instruction




SAVE [Save ID]


SAVE is used to set the value of the ID field of a token. The instruction performs two different operations depending on whether the token's FTRC bit is 1 or 0. If the token's FTRC bit = 0, the instruction copies the lower eight bits of the data field into the Identifier Stack Register (IDSR) field. However, if the token's FTRC bit is 1, the instruction replaces the token's ID field with the contents of IDSR.

Figure 17 illustrates the use of the SAVE instruction. Token 1 assigns an ID field value of 10H to tokens 2, 3, 4 and 5, token 6 assigns an ID field value of 20H to tokens 7 and 8, and token 9 assigns an ID field value of 30H to tokens 10, 11 and 12. In this example, tokens 1, 6 and 9 are deleted after SAVE instruction.

Figure 17. SAVE Instruction




3g




CUT [Cut Data Stream]

CUT is used to delete unnecessary tokens from a series of incoming tokens. The first n tokens arriving at the instruction are deleted, where n is the value contained in the CS field of the instruction. Initially the S/F bit and the Counter (C) are set to zero. When a token with its FTRC bit = 0 enters the instruction while S/F bit is zero, the token increments the Counter by one and the token itself is deleted. As the first (n + 1) tokens are deleted by the instruction, the Counter has the same value as n, the contents of CS field. This condition sets the S/F bit to 1. When the S/F bit is 1, a token with its FTRC bit = 0 can pass through the instruction without being deleted. However, if a token with its FTRC bit = 1 passes through the instruction, it resets the S/F bit to 0, thereby reinitializing the instruction. The token with its FTRC bit = 1 is also deleted after reinitializing the instruction. Figure 18 illustrates the use of CUT to delete tokens 7 and 12 and the three tokens following them.

Figure 18. CUT Instruction



49-000108A




49-000107A

Table 10. AG and FC Instructions

Mnemonic	FTR (16)										FTT (10)										FTRC (1)	Operation			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	9	8	7	6			5	4	3
QUEUE	0	0	1	1	DM Base (x 2 ¹) (8)		Queue Size (4)		A	W	Read Counter (4)		Write Counter (4)				Synchronize two tokens								
RDCYCS	0	0	0	0	DM Base (DMB) (8)		Buffer Size (BS) (4)		(6)				Read Counter (RC) (4)		0	DATA ← (DMB + RC), RC ← RC + 1									
					1	DATA ← (DMB + RC), RC ← RC + 1, when BS = RC, copy with ID + 1																			
RDCYCL	1	0	0	0	DM Base (x2 ⁵) (4)		Buffer Size (8)		(2)		Read Counter (8)		0	DATA ← (DMB + RC), RC ← RC + 1											
					1	DATA ← (DMB + RC), RC ← RC + 1, when BS = RC, copy with ID + 1																			
WRCYCS	0	0	0	1	Base (x 2 ¹) (8)		Buffer Size (4)		(6)				Write Counter (WC) (4)		0	(DMB + WC) ← DATA, WC ← WC + 1, delete token									
					1	(DMB + WC) ← DATA, WC ← WC + 1, when BS = WC, token not deleted																			
WRCYCL	1	0	0	1	DM Base (x 2 ⁵) (4)		Buffer Size (8)		(2)		Write Counter (8)		0	(DMB + WC) ← DATA, WC ← WC + 1, delete token											
					1	(DMB + WC) ← DATA, WC ← WC + 1, when BS = WC, token not deleted																			
RDWR	0	1	0	0	DM Base (x 2 ¹) (8)		(4)		(2)		Address Register (AR) (8)		0	DATA ← (DMB + AR + DATA), AR ← AR + DATA											
					1	(DMB + AR) ← DATA, AR ← 0																			
RDIDX	0	1	0	1	DM Base (x 2 ¹) (8)		(4)		(2)		Address Register (8)		0	DATA ← (DMB + AR + DATA), AR ← 0											
					1	AR ← AR + DATA																			
PICKUP	1	1	0	0	(4)		Count Size (CS) (8)		(2)		Counter (C) (8)		0	When CS ≠ C, C ← C + 1; when CS = C, distribute, C ← 0											
					1	C ← C + DATA, token deleted																			
COUNT	1	1	0	1	(4)		Count Size (8)		(2)		Counter (8)		0	When CS ≠ C, C ← C + 1; when CS = C, copy token, C ← 0											
					1	C ← C + DATA, token deleted																			
CUT	0	1	1	1	(4)		Count Size (8)		S / F (1)		Counter (8)		0	When S/F = 0 and C ≤ CS, C ← C + 1, delete token; when S/F = 0 and C > CS, or when S/F = 1, C ← C + 1, token not deleted											
					1	S/F ← 0, C ← 0, token deleted																			
DIVCYC	1	0	1	0	(4)		Count Size (4)		Divide Size (4)		(2)		Counter (4)		Counter (4)		0	When C ≤ CS, C ← C + 1; when C > CS, distribute, C ← C + 1; C ← C. When C = DS, C ← 0							
					1	C ← C + DATA, token deleted																			
DIV	1	0	1	1	(4)		Count Size (8)		S / F (1)		Counter (8)		0	When S/F = 0 and C ≤ CS, C ← C + 1; when S/F = 0 and C > CS, or when S/F = 1, distribute, C ← C + 1;											
					1	S/F ← 0, C ← 0, token deleted																			
DIST	0	0	1	0	(8)		Δ ID Size (4)		(6)				Δ ID (4)		0	ID ← (ID + Δ ID) modulo Δ ID size									
					1	When Δ ID ≠ Δ ID size, ID ← (ID + Δ ID) modulo Δ ID size, Δ ID ← Δ ID + 1. When Δ ID = Δ ID size, Δ ID ← 0																			
CONVO	1	1	1	1	(4)		Count Size (8)		(2)		Counter (7)		(1)	When CS ≠ C, ID ← ID + C (modulo 2), C ← C + 1; when CS = C, ID ← ID + 2, C ← 0											
					0	IDSR ← Lower 8-bit of DATA																			
SAVE	0	1	1	0	(12)				(2)		ID Stack Register (8) (IDSR)				0	ID ← IDSR									
					1	ID ← IDSR																			
CNTGE	1	1	1	0	(4)		Count Size (8)		W / D (1)		Counter (8)		0	When dead, ID ← ID + 2; when wait, if C = CS, C ← 0, W/D = 0; when wait, if C ≠ CS, C ← C + 1											
					1	When dead, initialization; when wait, delete token																			


3g

PU Instructions



PU instructions (see table 20) are stored in the Function Table Left field of the Function Table memory. The bits 0 through 11 are used as control information for the Processing Unit. The bits 12 and 13 are deleted before the token arrives at the Processing Unit. Two operands from the A and B sides are operated on by the Processing Unit and the result is output to the X and Y sides (see figure 19).

Figure 19. The Processing Unit



Bit Assignments

F/L [Full/Left]: F/L bit = 0 indicates that the PU instruction is a one-operand instruction, and only the Function Table Left field is meaningful. F/L bit = 1 indicates that the PU instruction is a two-operand instruction, and both the Function Table Left field and the Function Table Right field are meaningful. Therefore, when F/L bit = 1, the PU instruction is used in conjunction with an AG/FC instruction.

XCH [Exchange]: This bit controls the exchange operation. Operands will be exchanged just before the two tokens enter the QUEUE when XCH = 1.

OUT [Output]: There are four different PU output token formats. The two OUT bits specify the output token format. See table 11.

Table 11. OUT Bits

OUT Bits	No. of Outputs	First Output		Second Output	
		ID	DATA, C, S	ID	DATA, C, S
00	1	ID	X ¹		
01	1	ID	Y ²		
10	2	ID	X	ID + 1	X
11	2	ID	X	ID + 1	Y

- Notes:**
1. This is the 18-bit result of the operation output to the X side. It includes the C_X and S_X bits.
 2. This is the 18-bit result of the operation output to the Y side. It includes the C_Y and S_Y bits.

BRC [Branch Control]: The BRC bit controls the flow of the PU output data token. The output data token may be output to either the ID token stream or the ID + 1 token stream. When the BRC bit is set to 1 and the C bit of the PU output data token is also 1, the output data token is sent to the ID + 1 token stream. But when the BRC bit is set to 1 and the C bit of the output data token is 0, the token is sent to the ID token stream. Therefore, using the BRC bit implements a conditional branch on C.

CNOP Bit: This bit informs the Processing Unit whether or not the incoming token should be processed. If the CNOP bit is set, and the C_A bit is not equal to the C_B bit, then the token passes through the Processing Unit with no operation performed. See table 12.

Table 12. CNOP Bit

C _A	C _B	PU Operation
0	0	Processing specified by the OP code is performed.
0	1	Token passes through the Processing Unit as NOP.
1	0	Token passes through the Processing Unit as NOP.
1	1	Processing specified by the OP code is performed.

PNZ [Positive, Negative, Zero] Field: The PNZ field is used to test the resulting condition of the PU operation. If the resulting condition matches the condition set by the PNZ field, then the C bit of the output data token is set to 1. See table 13.

Table 13. PNZ Field

P	N	Z	Condition	C _X	C _Y	Assembler Description	
0	0	0	No condition set	C _A	C _B		
0	0	1	Result of operation = 0	1	1	EQ	True
			Result of operation ≠ 0	0	0		False
0	1	0	Result of operation < 0	1	1	LT	True
			Result of operation ≥ 0	0	0		False
0	1	1	Result of operation ≤ 0	1	1	LE	True
			Result of operation > 0	0	0		False
1	0	0	Result of operation > 0	1	1	GT	True
			Result of operation ≤ 0	0	0		False
1	0	1	Result of operation ≥ 0	1	1	GE	True
			Result of operation < 0	0	0		False
1	1	0	Result of operation ≠ 0	1	1	NE	True
			Result of operation = 0	0	0		False
1	1	1	Overflow generated	1	1	OVF	True
			No overflow generated	0	0		False

OP Code Field: This 5-bit OP code field specifies the PU operations to be performed. See table 14

Table 14. OP Code Field

Instruction	Mnemonic	Opcode
Logical	OR	0000
	AND	0001
	XOR	0010
	ANDNOT	0011
	NOT	0110
Arithmetic	ADD	1100
	ADDSC	1110
	SUB	11001
	SUBSC	11101
	MUL	11010
	MULSC	11110
	NOP	11011
	NOPSC	11111
	INC	01010
	DEC	01011
	Shift	SHL
SHLBRV		00101
SHR		00110
SHRBRV		00111
Compare	CMPNOM	01000
	CMP	01001
	CMPXCH	10001
Bit manipulation	GET1	10101
	SET1	10110
	CLR1	10111
Bit check	ANDMSK	01101
	ORMSK	10000
Data conversion	CVT2AB	01110
	CVTAB2	01111
Double precision adjust	ADJL	10100
Accumulative addition	ACC	10010
C bit copy	COPYC	10011

3g

Logical Instructions

These instructions perform 16-bit logical operations on DATA_A and DATA_B. Usually there are no changes in C and S bits between the input token and the output token, however C bits can be affected by PNZ condition when specified.

OR, AND, XOR: These instructions perform 16-bit logical OR, AND, and XOR operations using input data tokens from the A and B sides of the Processing Unit. The 16 bit result is output to the X side.

ANDNOT: This instruction first complements DATA_A and then performs logical AND operation with DATA_B. The 16-bit result is output to the X side.

NOT: This is a one-operand instruction which requires 16-bit data input from the A side only. The B side input is ignored. This instruction complements the 16-bit input data from the A side. The 16-bit result is output to the X side.

Arithmetic Instructions

These instructions perform 17-bit (including the sign bit) arithmetic operations on DATA_A and DATA_B. When a PNZ condition is specified, the C bits of output data, C_X and C_Y, reflect the setting. However, if no PNZ condition is specified (i.e., PNZ = 000), then C_X ← C_A and C_Y ← C_B.

ADD, SUB: These instructions perform addition or subtraction on DATA_A and DATA_B along with the sign bits, S_A and S_B. The result is output to the X side. DATA_Y is normally 0000H. However, if an overflow occurs, then DATA_Y is equal to +0001H (S_Y = 0). If an underflow occurs, then the DATA_Y is equal to -0001H (S_Y = 1).

MUL: This instruction multiplies DATA_A and DATA_B. The correct sign bit for the product is determined from S_A and S_B. The 33-bit result including a sign bit is output as two 17-bit words, S_X and DATA_X, followed by S_Y and DATA_Y. DATA_X is the upper 16-bit word and DATA_Y is the lower 16-bit word. S_X holds the resulting sign bit, and S_Y is a mere duplicate of S_X.

NOP: This instruction performs no operation on the input token. The input data from A and B sides are output to the X and Y sides, respectively, without any change in their contents. If any control other than the OP code (such as PNZ control, BRC control, etc.) has been specified, the output complies with the control.

Shift Count Instructions

These four Shift Count (SC) instructions first perform the normal operations, then count the number of leading zeros in DATA_X of the result, and finally output

the number of zeros as DATA_Y (see table 15). These instructions are provided for easy floating point processing.

ADDSC, SUBSC, NOPSC: These instructions perform addition, subtraction, or no operation. The number of preceding zeros in DATA_X of the result is output as DATA_Y. If an overflow or an underflow occurs as a result of an operation, DATA_Y contains + 0001H (S_Y = 0) or -0001H (S_Y = 1), respectively.

MULSC: This instruction performs a normal multiplication operation using the two 17-bit data. The upper order 16-bit data and its sign bit are output as DATA_X and S_X, but the lower 16-bit data is not output as DATA_Y. Instead, the number of preceding zeros in DATA_X are counted and output as DATA_Y. The S_Y bit is always zero.

Table 15. Shift Count Operation

DATA _X After Operation																SC Output (Y)	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	S _Y	Y Data
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0 1 0 H
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0 0 0 F H
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	x	0	0 0 0 E H
0	0	0	0	0	0	0	0	0	0	0	0	0	1	x	x	0	0 0 0 D H
0	0	0	0	0	0	0	0	0	0	0	1	x	x	x	0	0	0 0 0 C H
0	0	0	0	0	0	0	0	0	0	1	x	x	x	x	0	0	0 0 0 B H
0	0	0	0	0	0	0	0	0	1	x	x	x	x	x	0	0	0 0 0 A H
0	0	0	0	0	0	0	0	1	x	x	x	x	x	x	0	0	0 0 0 9 H
0	0	0	0	0	0	0	1	x	x	x	x	x	x	x	0	0	0 0 0 8 H
0	0	0	0	0	0	1	x	x	x	x	x	x	x	x	0	0	0 0 0 7 H
0	0	0	0	0	1	x	x	x	x	x	x	x	x	x	0	0	0 0 0 6 H
0	0	0	0	1	x	x	x	x	x	x	x	x	x	x	0	0	0 0 0 5 H
0	0	0	1	x	x	x	x	x	x	x	x	x	x	x	0	0	0 0 0 4 H
0	0	1	x	x	x	x	x	x	x	x	x	x	x	x	0	0	0 0 0 3 H
0	1	x	x	x	x	x	x	x	x	x	x	x	x	x	0	0	0 0 0 2 H
0	1	x	x	x	x	x	x	x	x	x	x	x	x	x	0	0	0 0 0 1 H
1	x	x	x	x	x	x	x	x	x	x	x	x	x	x	0	0	0 0 0 0 H*

Notes: * When an overflow or underflow has occurred
x don't care

Increment and Decrement Instructions

INC, DEC: These instructions increment or decrement the 17-bit data from the A side (S_A and DATA_A), and outputs the result to X side as S_X and DATA_X. The S_Y and DATA_Y are normally zero. However, if an overflow or an underflow occurs, then the Y side outputs + 0001H (S_Y = 0) or - 0001H (S_Y = 1), respectively.

Shift Instructions

SHR [Shift Right], SHL [Shift Left]: SHR or SHL instructions perform a barrel-shifting operation on the 16-bit data, DATA_A. The actual number of shifts and the direction is further specified by the lower five bits of DATA_B and S_B, respectively. See figure 20 for detailed operation explanations.

Figure 20. SHR and SHL

Right Shift (SHR execution)

S _B	Lower 5 bits of DATA _B [No. of shifts]	DATA _X	DATA _Y
0	0 0 0 0 0	A ₁₅ A ₁₄ ...A ₁ A ₀	0...0
0	0 0 0 0 1	0 A ₁₅ A ₁₄ ...A ₁	A ₀ 0...0
0	0 0 0 1 0	0 0 A ₁₅ ...A ₂	A ₁ A ₀ 0...0
0	0 0 0 1 1	0...0 A ₁₅ ...A ₃	A ₂ A ₁ A ₀ 0...0
0	0 0 1 0 0	0...0 A ₁₅ ...A ₄	A ₃ ...A ₀ 0...0
0	0 0 1 0 1	0...0 A ₁₅ ...A ₅	A ₄ ...A ₀ 0...0
0	0 0 1 1 0	0...0 A ₁₅ ...A ₆	A ₅ ...A ₀ 0...0
0	0 0 1 1 1	0...0 A ₁₅ ...A ₇	A ₆ ...A ₀ 0...0
0	0 1 0 0 0	0...0 A ₁₅ ...A ₈	A ₇ ...A ₀ 0...0
0	0 1 0 0 1	0...0 A ₁₅ ...A ₉	A ₈ ...A ₀ 0...0
0	0 1 0 1 0	0...0 A ₁₅ ...A ₁₀	A ₉ ...A ₀ 0...0
0	0 1 0 1 1	0...0 A ₁₅ ...A ₁₁	A ₁₀ ...A ₀ 0...0
0	0 1 1 0 0	0...0 A ₁₅ ...A ₁₂	A ₁₁ ...A ₀ 0...0
0	0 1 1 0 1	0...0 A ₁₅ A ₁₄ A ₁₃	A ₁₂ ...A ₀ 0...0
0	0 1 1 1 0	0...0 A ₁₅ A ₁₄ A ₁₃ A ₁₂	A ₁₃ ...A ₀ 0 0
0	0 1 1 1 1	0...0 A ₁₅	A ₁₄ ...A ₀ 0
0	1 X X X X	0...0	A ₁₅ ...A ₁ A ₀
1	0 0 0 0 0	A ₁₅ A ₁₄ ...A ₁ A ₀	0...0
1	0 0 0 0 1	A ₁₄ ...A ₀ 0	0...0 A ₁₅
1	0 0 0 1 0	A ₁₃ ...A ₀ 0 0	0...0 A ₁₅ A ₁₄
1	0 0 0 1 1	A ₁₂ ...A ₀ 0...0	0...0 A ₁₅ A ₁₄ A ₁₃
1	0 0 1 0 0	A ₁₁ ...A ₀ 0...0	0...0 A ₁₅ ...A ₁₂
1	0 0 1 0 1	A ₁₀ ...A ₀ 0...0	0...0 A ₁₅ ...A ₁₁
1	0 0 1 1 0	A ₉ ...A ₀ 0...0	0...0 A ₁₅ ...A ₁₀
1	0 0 1 1 1	A ₈ ...A ₀ 0...0	0...0 A ₁₅ ...A ₉
1	0 1 0 0 0	A ₇ ...A ₀ 0...0	0...0 A ₁₅ ...A ₈
1	0 1 0 0 1	A ₆ ...A ₀ 0...0	0...0 A ₁₅ ...A ₇
1	0 1 0 1 0	A ₅ ...A ₀ 0...0	0...0 A ₁₅ ...A ₆
1	0 1 0 1 1	A ₄ ...A ₀ 0...0	0...0 A ₁₅ ...A ₅
1	0 1 1 0 0	A ₃ ...A ₀ 0...0	0...0 A ₁₅ ...A ₄
1	0 1 1 0 1	A ₂ A ₁ A ₀ 0...0	0 0 A ₁₅ ...A ₃
1	0 1 1 1 0	A ₁ A ₀ 0...0	0 0 0 A ₁₅ ...A ₂
1	0 1 1 1 1	A ₀ 0...0	0 A ₁₅ ...A ₁
1	1 X X X X	0...0	A ₁₅ ...A ₀

Left Shift (SHL execution)

S _B	Lower 5 bits of DATA _B [No. of shifts]	DATA _X	DATA _Y
0	0 0 0 0 0	A ₁₅ A ₁₄ ...A ₁ A ₀	0...0
0	0 0 0 0 1	A ₁₄ ...A ₀ 0	0...0 A ₁₅
0	0 0 0 1 0	A ₁₃ ...A ₀ 0 0	0...0 A ₁₅ A ₁₄
0	0 0 0 1 1	A ₁₂ ...A ₀ 0...0	0...0 A ₁₅ A ₁₄ A ₁₃
0	0 0 1 0 0	A ₁₁ ...A ₀ 0...0	0...0 A ₁₅ ...A ₁₂
0	0 0 1 0 1	A ₁₀ ...A ₀ 0...0	0...0 A ₁₅ ...A ₁₁
0	0 0 1 1 0	A ₉ ...A ₀ 0...0	0...0 A ₁₅ ...A ₁₀
0	0 0 1 1 1	A ₈ ...A ₀ 0...0	0...0 A ₁₅ ...A ₉
0	0 1 0 0 0	A ₇ ...A ₀ 0...0	0...0 A ₁₅ ...A ₈
0	0 1 0 0 1	A ₆ ...A ₀ 0...0	0...0 A ₁₅ ...A ₇
0	0 1 0 1 0	A ₅ ...A ₀ 0...0	0...0 A ₁₅ ...A ₆
0	0 1 0 1 1	A ₄ ...A ₀ 0...0	0...0 A ₁₅ ...A ₅
0	0 1 1 0 0	A ₃ ...A ₀ 0...0	0...0 A ₁₅ ...A ₄
0	0 1 1 0 1	A ₂ A ₁ A ₀ 0...0	0...0 A ₁₅ ...A ₃
0	0 1 1 1 0	A ₁ A ₀ 0...0	0 0 A ₁₅ ...A ₂
0	0 1 1 1 1	A ₀ 0...0	0 A ₁₅ ...A ₁
0	1 X X X X	0...0	A ₁₅ ...A ₀
1	0 0 0 0 0	A ₁₅ A ₁₄ ...A ₁ A ₀	0...0
1	0 0 0 0 1	0 A ₁₅ A ₁₄ ...A ₁	A ₀ 0...0
1	0 0 0 1 0	0 0 A ₁₅ ...A ₂	A ₁ A ₀ 0...0
1	0 0 0 1 1	0...0 A ₁₅ ...A ₃	A ₂ A ₁ A ₀ 0...0
1	0 0 1 0 0	0...0 A ₁₅ ...A ₄	A ₃ ...A ₀ 0...0
1	0 0 1 0 1	0...0 A ₁₅ ...A ₅	A ₄ ...A ₀ 0...0
1	0 0 1 1 0	0...0 A ₁₅ ...A ₆	A ₅ ...A ₀ 0...0
1	0 0 1 1 1	0...0 A ₁₅ ...A ₇	A ₆ ...A ₀ 0...0
1	0 1 0 0 0	0...0 A ₁₅ ...A ₈	A ₇ ...A ₀ 0...0
1	0 1 0 0 1	0...0 A ₁₅ ...A ₉	A ₈ ...A ₀ 0...0
1	0 1 0 1 0	0...0 A ₁₅ ...A ₁₀	A ₉ ...A ₀ 0...0
1	0 1 0 1 1	0...0 A ₁₅ ...A ₁₁	A ₁₀ ...A ₀ 0...0
1	0 1 1 0 0	0...0 A ₁₅ ...A ₁₂	A ₁₁ ...A ₀ 0...0
1	0 1 1 0 1	0...0 A ₁₅ A ₁₄ A ₁₃	A ₁₂ ...A ₀ 0...0
1	0 1 1 1 0	0...0 A ₁₅ A ₁₄ A ₁₃ A ₁₂	A ₁₃ ...A ₀ 0 0
1	0 1 1 1 1	0...0 A ₁₅	A ₁₄ ...A ₀ 0
1	1 X X X X	0...0	A ₁₅ ...A ₀

49-000137C

49-000138C

3g

SHRBRV [Shift Right with Bit Reverse], SHLBRV [Shift Left with Bit Reverse]: SHRBRV or SHLBRV first reverses the order of the bits in DATA_A and then performs a normal SHR or SHL operation, respectively. See figure 21.

Compare Instructions

The Compare instructions (see table 16) are different from other PU instructions in that PNZ conditions must be specified along with the instructions. When a compare instruction is used along with a specified PNZ field, the Processing Unit performs a subtract operation. This subtract operation produces a set of PNZ flags, which are compared against the PNZ field specified by the instruction. When these two PNZ fields coincide, the specified PNZ conditions are said to be true. When they do not coincide, the specified PNZ conditions are said to be false (see table 17). The output data from the Processing Unit differs significantly depending on the PNZ conditions. The following three instructions compare the 17-bit data (S_A and DATA_A) from the A side against the 17-bit data (S_B and DATA_B) from the B side.

CMPNOM [Compare and normalize]: If the specified PNZ conditions are false, then the control bits, sign bits and data for both the X and Y sides are set to zero. If the PNZ conditions are true, then C_X and C_Y are set to one, S_X and S_X are set to zero, DATA_X is set to 0001H, and DATA_Y is set to 0000H.

CMP [Compare]: This instruction outputs the 17-bit data words from the A and B sides to the X and Y sides without any change in their contents. It only alters the control bits. If the specified PNZ conditions are true, then C_X and C_Y are set to one. If the PNZ conditions are false, then C_X is set to one and C_Y is set to zero.

CMPXCH [Compare and exchange]: If the specified PNZ conditions are true, then both the input data from the A side and B side are unchanged and output to the X side and Y side, respectively, including their sign bits and the control bits. However, if the PNZ conditions are false, then the input data from the A side is exchanged with the input data from the B side, including the control and sign bits.

Figure 21. Bit Reversal Operations in SHRBRV and SHLBRV




Table 17. PNZ Field Conditions for Compare Instructions

P	N	Z	Condition	True/ False	Function	Mnemonic
0	0	1	S _A DATA _A = S _B DATA _B	True	Equal	EQ
			S _A DATA _A ≠ S _B DATA _B	False	Not equal	
0	1	0	S _A DATA _A < S _B DATA _B	True	Less than	LT
			S _A DATA _A ≥ S _B DATA _B	False	Greater or equal	
0	1	1	S _A DATA _A ≤ S _B DATA _B	True	Less or equal	LE
			S _A DATA _A > S _B DATA _B	False	Greater than	
1	0	0	S _A DATA _A > S _B DATA _B	True	Greater than	GT
			S _A DATA _A ≤ S _B DATA _B	False	Less or equal	
1	0	1	S _A DATA _A ≥ S _B DATA _B	True	Greater or equal	GE
			S _A DATA _A < S _B DATA _B	False	Less than	
1	1	0	S _A DATA _A ≠ S _B DATA _B	True	Not equal	NE
			S _A DATA _A = S _B DATA _B	False	Equal	

Note: The significance of the PNZ bits when Compare instructions are executed differs from that of other instructions. Here, the use of PNZ = 111 or 000 is prohibited.

Table 16. Compare Instructions

Mnemonic	Input								Output				Notes
	C _A	S _A	DATA _A	C _B	S _B	DATA _B	C _X	S _X	DATA _X	C _Y	S _Y	DATA _Y	
CMPNOM	C _A	S _A	A	C _B	S _B	B	0	0	0000H	0	0	0000H	When PNZ is False
	C _A	S _A	A	C _B	S _B	B	1	0	0001H	1	0	0000H	When PNZ is true
CMP	C _A	S _A	A	C _B	S _B	B	0	S _A	A	0	S _B	B	When PNZ is false
	C _A	S _A	A	C _B	S _B	B	1	S _A	A	1	S _B	B	When PNZ is true
CMPXCH	C _A	S _A	A	C _B	S _B	B	C _A	S _A	A	C _B	S _B	B	When PNZ is true
	C _A	S _A	A	C _B	S _B	B	C _B	S _B	A	C _A	S _B	A	When PNZ is false

Bit Manipulation Instructions

GET1 [Get one bit]: This instruction is used to read a particular bit from DATA_A (see table 18). A bit of DATA_A specified by the lower 4 bits of DATA_B is output as the least significant bit of DATA_X. All other bits of DATA_X are set to zero. DATA_Y is also set to zero. The control bits and the sign bits of DATA_X and DATA_Y are as follows: C_X ← C_A, C_Y ← C_B, S_X ← S_A, S_Y ← 0.

SET1 [Set one bit]: This instruction is used to set a particular bit of DATA_A. The bit of DATA_A to be set is specified by the lower 4 bits of DATA_B. After the bit is set, the 16-bit result is output as DATA_X. DATA_Y is always output as zero. The control bits and the sign bits of DATA_X and DATA_Y are as follows: C_X ← C_A, C_Y ← C_B, S_X ← S_A, S_Y ← 0.

CLR1 [Clear one bit]: This instruction is used to reset a particular bit of DATA_A. The bit of DATA_A to be reset is specified by the lower 4 bits of DATA_B. After the bit is reset (cleared), the 16-bit result is output as DATA_X. DATA_Y is always output as zero. The control bits and the sign bits of DATA_X and DATA_Y are as follows: C_X ← C_A, C_Y ← C_B, S_X ← S_A, S_Y ← 0.

Table 18. Bit Addressing

DATA _B Bit				DATA _A Bit Position
3	2	1	0	
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

Bit Check Instructions

ANDMSK [Mask a word with logical AND]: This instruction tests certain bits in DATA_A. The bits in DATA_A to be tested are first masked with a bit pattern in DATA_B. Only those bits in DATA_A corresponding to the one bits of DATA_B are considered. Then only those masked bits

of DATA_A are ANDed together to set or reset the control bits, C_X and C_Y. If the result of the AND operation is 1, then both the C_X and C_Y are set to 1. If the result of the operation is 0, then the both C_X and C_Y are set to 0. The rest of the output data fields are the following: S_X ← S_A, S_Y ← S_B, DATA_X ← DATA_A, DATA_Y ← DATA_B.

ORMSK [Mask a word with logical OR]: This instruction tests certain bits in DATA_A. The bits in DATA_A to be tested are first masked with a bit pattern in DATA_B. Only those bits in DATA_A corresponding to the one bits of DATA_B are considered. Then only those masked bits of DATA_A are ORed together to set or reset the control bits, C_X and C_Y. If the result of the OR operation is 1, then both C_X and C_Y are set to 1. If the result of the operation is 0, then the both C_X and C_Y are set to 0. The rest of the output data fields are the following: S_X ← S_A, S_Y ← S_B, DATA_X ← DATA_A, DATA_Y ← DATA_B.

Data Conversion Instructions

CVT2AB [Convert two's complement to sign-magnitude]: This instruction converts a 16-bit number in two's complement form to a 17-bit number in sign-magnitude form. The sign of the two's complement number is output as the S_X bit.

CVTAB2 [Convert sign-magnitude to two's complement]: This instruction converts a 17-bit number in sign-magnitude form to a 16-bit number in two's complement form. This operation has the potential danger of an overflow or an underflow. If an overflow or an underflow occurs, the C_X bit is set to 1.

Double Precision Adjustment Instruction

ADJL [Adjust long]: This instruction is used to adjust a double precision number, in which the sign bits of the upper and lower words are different. This situation may occur after a double precision arithmetic operation. The examples in table 19 illustrate the adjustments of double precision numbers.

Table 19. Double Precision Adjustment Examples

	Input/Output	Sign	Data
Input	High (A data)	0	1234H
	Low (B data)	0	5678H
Output	High (X data)	0	1234H
	Low (Y data)	0	5678H
Input	High (A data)	0	1234H
	Low (B data)	1	5678H
Output	High (X data)	0	1233H
	Low (Y data)	0	A988H
Input	High (A data)	1	1234H
	Low (B data)	0	5678H
Output	High (X data)	1	1233H
	Low (Y data)	1	A988H

3g

Accumulative Addition Instruction

ACC [Accumulate]: This instruction (see figure 22) performs cumulative additions of incoming tokens' data fields. The incoming tokens are classified into type 1 and type 2 tokens. A type 1 token is deleted after the ACC operation, but a type 2 token is not. Moreover, a type 2 token reads the contents of the ACC register, which contains the accumulated sum of tokens. When a type 2 token reads the contents of the ACC register, the ID field of the token is unchanged. However, if an overflow has occurred prior to the arrival of a type 2 token, the ID field is incremented by one. Only the following three tokens qualify as type 2 tokens.

1. If the ACC instruction is used along with RDCYCS instruction, and the token's FTRC bit = 1, and the Buffer Size and Read Counter of RDCYCS instruction are equal.
2. If the ACC instruction is used along with RDCYCL instruction, and the token's FTRC bit = 1, and the Buffer size and Read Counter of RDCYCL instruction are equal.
3. If the ACC instruction is used along with COUNT instruction, and the token's FTRC bit = 0, and the Count Size and Counter of COUNT instruction are equal.

C Bit Copy Instruction

COPYC [Copy control bit]: This instruction copies the control bit of the A side and outputs it as C_Y.

$$C_X \leftarrow C_A, S_X \leftarrow S_A, DATA_X \leftarrow DATA_A, C_Y \leftarrow C_A, S_Y \leftarrow S_B, DATA_Y \leftarrow DATA_B.$$

Figure 22. ACC Instruction




Table 20. PU Instruction (Sheet 1 of 3)

Mnemonic	OP Code	Input						Output						Notes		
		C _A	S _A	DATA _A	C _B	S _B	DATA _B	C _X	S _X	DATA _X	C _Y	S _Y	DATA _Y			
Logical Operations																
OR	00000	C _A	S _A	A	C _B	S _B	B	C _X	S _A	A OR B	C _Y	0	0000H			
AND	00001	C _A	S _A	A	C _B	S _B	B	C _X	S _A	A AND B	C _Y	0	0000H			
XOR	00010	C _A	S _A	A	C _B	S _B	B	C _X	S _A	A XOR B	C _Y	0	0000H			
ANDNOT	00011	C _A	S _A	A	C _B	S _B	B	C _X	S _A	\bar{A} AND B	C _Y	0	0000H			
NOT	01100	C _A	S _A	A				C _X	S _A	\bar{A}	C _Y	0	0000H			
Arithmetic Operations																
ADD	11000	C _A	0	A	C _B	0	B	C _X	0	A + B	C _Y	0	*			
		C _A	0	A	C _B	1	B	C _X	0	A - B	C _Y	0	0000H	When A ≥ B, S _X = 0		
		C _A	1	A	C _B	0	B	C _X	1	B - A	C _Y	1	0000H	When A < B, S _X = 1		
		C _A	1	A	C _B	1	B	C _X	0	B - A	C _Y	0	0000H	When A < B, S _X = 0		
ADDSC	11100	C _A	0	A	C _B	0	B	C _X	0	A + B	C _Y	S _S	No. of shifts †			
		C _A	0	A	C _B	1	B	C _X	0	A - B	C _Y	S _S	*	When A ≥ B, S _X = 0		
		C _A	0	A	C _B	1	B	C _X	1	B - A	C _Y	S _S	No. of shifts †	When A < B, S _X = 1		
		C _A	1	A	C _B	0	B	C _X	0	B - A	C _Y	S _S	*	When A < B, S _X = 0		
		C _A	1	A	C _B	0	B	C _X	1	A - B	C _Y	S _S	No. of shifts †	When A ≥ B, S _X = 1		
		C _A	1	A	C _B	1	B	C _X	1	A + B	C _Y	S _S	No. of shifts †			
		SUB	11001	C _A	0	A	C _B	0	B	C _X	0	A - B	C _Y	0	0000H	When A > B, S _X = 0
				C _A	0	A	C _B	1	B	C _X	1	B - A	C _Y	1	0000H	When A < B, S _X = 1
C _A	1			A	C _B	0	B	C _X	0	A + B	C _Y	0	*			
C _A	1			A	C _B	1	B	C _X	1	A + B	C _Y	1	*			
SUBSC	11101	C _A	0	A	C _B	0	B	C _X	0	B - A	C _Y	0	0000H	When A < B, S _X = 0		
		C _A	0	A	C _B	1	B	C _X	1	A - B	C _Y	1	0000H	When A ≥ B, S _X = 1		
		C _A	0	A	C _B	0	B	C _X	0	A - B	C _Y	S _S	No. of shifts †	When A ≥ B, S _X = 0		
		C _A	0	A	C _B	1	B	C _X	1	B - A	C _Y	S _S	No. of shifts †	When A < B, S _X = 1		
		C _A	1	A	C _B	0	B	C _X	0	A + B	C _Y	S _S	No. of shifts †			
		C _A	1	A	C _B	1	B	C _X	1	A + B	C _Y	S _S	No. of shifts †			
MUL	11010	C _A	S _A	A	C _B	S _B	B	C _X	S _X	A x B High	C _Y	S _X	A x B Low	S _X = S _A OR S _B (logical OR)		
		C _A	S _A	A	C _B	S _B	B	C _X	S _X	A x B High	C _Y	S _S	No. of shifts †	S _X = S _A OR S _B (logical OR)		
MULSC	11110	C _A	S _A	A	C _B	S _B	B	C _X	S _X	A x B High	C _Y	S _S	No. of shifts †	S _X = S _A OR S _B (logical OR)		

3g

Table 20. PU Instruction (Sheet 2 of 3)

Mnemonic	OP code	Input						Output						Notes
		C _A	S _A	DATA _A	C _B	S _B	DATA _B	C _X	S _X	DATA _X	C _Y	S _Y	DATA _Y	
Arithmetic Operations														
NOP	11011	C _A	S _A	A	C _B	S _B	B	C _X	S _A	A	C _Y	S _B	B	
NOPSC	11111	C _A	S _A	A	C _B	S _B	B	C _X	S _A	A	C _Y	S _S	No. of shifts †	
		C _A	0	A				C _X	0	A + 1	C _Y	0	*	
INC	01010	C _A	1	A				C _X	0	1	C _Y	0	0000H	When A = 0, S _X = 0
								C _X	1	A - 1	C _Y	1	0000H	When A ≥ 1, S _X = 1
DEC	01011	C _A	0	A				C _X	0	A - 1	C _Y	0	0000H	When A ≥ 0, S _X = 0
								C _X	1	1	C _Y	1	0000H	When A = 0, S _X = 1
		C _A	1	A				C _X	1	A + 1	C _Y	1	*	
Shift														
SHL	00100	C _A	S _A	A	C _B	0	No. of shifts	C _X	S _A	Shift A left	C _Y	S _A	Shift A left	
		C _A	S _A	A	C _B	1	No. of shifts	C _X	S _A	Shift A right	C _Y	S _A	Shift A right	
SHLBRV	00101	C _A	S _A	A	C _B	0	No. of shifts	C _X	S _A	Reverse A and shift left	C _Y	S _A	Reverse A and shift left	
		C _A	S _A	A	C _B	1	No. of shifts	C _X	S _A	Reverse A and shift right	C _Y	S _A	Reverse A and shift right	
SHR	00110	C _A	S _A	A	C _B	0	No. of shifts	C _X	S _A	Shift A right	C _Y	S _A	Shift A right	
		C _A	S _A	A	C _B	1	No. of shifts	C _X	S _A	Shift A left	C _Y	S _A	Shift A left	
SHRBRV	00111	C _A	S _A	A	C _B	0	No. of shifts	C _X	S _A	Reverse A and shift right	C _Y	S _A	Reverse A and shift right	
		C _A	S _A	A	C _B	1	No. of shifts	C _X	S _A	Reverse A and shift left	C _Y	S _A	Reverse A and shift left	
Comparison														
CMPNOM	01000	C _A	S _A	A	C _B	S _B	B	0	0	0000H	0	0	0000H	When PNZ is false
		C _A	S _A	A	C _B	S _B	B	1	0	0001H	1	0	0000H	When PNZ is true
CMP	01001	C _A	S _A	A	C _B	S _B	B	0	S _A	A	0	S _B	B	When PNZ is false
		C _A	S _A	A	C _B	S _B	B	1	S _A	A	1	S _B	B	When PNZ is true
CMPXCH	10001	C _A	S _A	A	C _B	S _B	B	C _A	S _A	A	C _B	S _B	B	When PNZ is true
		C _A	S _A	A	C _B	S _B	B	C _B	S _B	B	C _A	S _A	A	When PNZ is false
Accumulative Addition														
ACC	10010	C _A	S _A	A	C _B	S _B	B	C _X	S _X	ΣA				Used as a pair with AG & FC instruction COUNT
C Bit Copy														
COPYC	10011	C _A	S _A	A	C _B	S _B	B	C _A	S _A	A	C _A	S _B	B	

Table 20. PU Instruction (Sheet 3 of 3)


Mnemonic	OP code	Input						Output						Notes
		C _A	S _A	DATA _A	C _B	S _B	DATA _B	C _X	S _X	DATA _X	C _Y	S _Y	DATA _Y	
Bit Operations														
GET1	10101	C _A	S _A	A	C _B	S _B	Bit position	C _X	S _A	0000H	C _Y	0	0000H	When the bit specified by the lower 4 bits of DATA _B is 0
		C _A	S _A	A	C _B	S _B	Bit position	C _X	S _A	0001H	C _Y	0	0000H	When the bit specified by the lower 4 bits of DATA _B is 1
SET1	10110	C _A	S _A	A	C _B	S _B	Bit position	C _X	S _A	A bit in DATA _A is set	C _Y	0	0000H	Bit specification by the lower 4 bits of DATA _B
CLR1	10111	C _A	S _A	A	C _B	S _B	Bit position	C _X	S _A	A bit in DATA _A is cleared	C _Y	0	0000H	Bit specification by the lower 4 bits of DATA _B
Bit Check														
ANDMSK	01101	C _A	S _A	A	C _B	S _B	B	0	S _A	A	0	S _B	B	If ANDMSK = 0
		C _A	S _A	A	C _B	S _B	B	1	S _A	A	1	S _B	B	If ANDMSK = 1
ORMSK	10000	C _A	S _A	A	C _B	S _B	B	0	S _A	A	0	S _B	B	If ORMSK = 0
		C _A	S _A	A	C _B	S _B	B	1	S _A	A	1	S _B	B	If ORMSK = 1
Data Conversion														
CVT2AB	01110	C _A	S _A	A	C _B	S _B	B	C _X	S _X	Converted A data	C _Y	0	0000H	Absolute value — twos complement
CVTAB2	01111	C _A	S _A	A	C _B	S _B	B	C _X	S _X	Converted A data	C _Y	0	0000H	Twos complement — absolute value
Adjustment of Double Precision Numbers														
ADJL	10100	C _A	0	A	C _B	1	B	C _X	0	A - 1	C _Y	0	0000H-B	A ≠ 0 AND B ≠ 0
		C _A	1	A	C _B	0	B	C _X	1	A - 1	C _Y	1	0000H-B	A ≠ 0 AND B ≠ 0
		C _A	0	A	C _B	1	0000H	C _X	0	A	C _Y	0	0000H	
		C _A	0	0000H	C _B	1	B	C _X	1	0000H	C _Y	1	B	B ≠ 0
		C _A	1	A	C _B	0	0000H	C _X	1	A	C _Y	1	0000H	
		C _A	1	0000H	C _B	0	B	C _X	0	0000H	C _Y	0	B	B ≠ 0
		C _A	0	A	C _B	0	B	C _X	0	A	C _Y	0	B	
		C _A	1	A	C _B	1	B	C _X	1	A	C _Y	1	B	

Notes: * If an overflow occurs as the result of A + B, DATA_Y = 0001H and if no overflow, DATA_Y = 0000H.

† This indicates the number of consecutive zeros from the MSB of DATA_X. This number is used to calculate the number of shifts to be performed by subsequent processing.

3g

GE Instructions



Bit Assignments

F/L [Full/Left]: F/L bit = 0 indicates that the GE instruction is used alone, whereas F/L bit = 1 indicates that the GE instruction is used in conjunction with an AG/FC instruction.

XCH [Exchange]: XCH bit = 1 indicates that the data from A side and B side are to be exchanged before the two data tokens enter the Queue.

OP [OP code]: These two bits select an operation to be performed. See table 21.

Table 21. OP Bits

OP	Operation
00	COPYBK (Copy block)
01	COPYM (Copy multiple)
11	SETCTL (Set control field)

GS [Generation Size]: These four bits determine the number of copies of a token to be made. A minimum of 2 and a maximum of 17 copies can be made using a GE instruction.

CTLFD [Control Field]: This field is used with Set Control Field (SETCTL) instruction. The data in CTLFD field further specifies the types of operations to be performed by the SETCTL instruction.

COPYBK [Copy Block]

COPYBK is used to duplicate a block of tokens from a single token. These duplicated tokens have exactly the same ID as the original token except the token copied last which has the original token's ID plus one. The number of tokens to be generated is specified by the GS field, and the COPYBK instruction generates exactly GS + 2 tokens. The data fields of the tokens being duplicated can also be incremented or decremented in a systematic manner. The incremental (or decremental) step value is contained in DATA_B. The tokens generated are sent to the Link Table. The series of LT tokens output by the instruction is shown in figure 23.





Figure 23. COPYBK Instruction Output



COPYM [Copy Multiple]

COPYM is used to generate multiple tokens from a single token. Each generated token has a different ID value. The number of tokens generated from the original token is $GS + 2$. The data field of the tokens being generated can also be incremented or decremented in a systematic manner. The incremental (or decremental) step value is contained in $DATA_B$. The

generated tokens are sent to the Link Table as LT tokens. The series of LT tokens output by the COPYM instruction is shown in figure 24.






Figure 24. COPYM Instruction Output Tokens



3g

SETCTL [Set Control Field]




SETCTL is used to read and rewrite the contents of the Link Table and the Function Table. Since it can change the contents of the Link Table and the Function Table, this instruction can be used to write a self-modifying code. The type of operation to be performed is further specified by the contents of CTLFD field, as shown in table 22.

Table 22. SETCTL Instruction Control Field Operation

CTLFD	Operation
0 0 C S	Normal data. Operation is exactly the same as COPYM.
1 1 0 0	The data field of this token is used to set a location in the Link Table memory (C and S bits are not included.) After the data is set, the token is deleted.
1 1 0 1	The data field of this token is used to set a location in the Function Table Right field. After the data is set, the token is deleted.
1 1 1 0	The lower 14 bits of the data field of this token are used to set a location in the Function Table Left field (higher bits are ignored.) After the data is set, the token is deleted.
1 1 1 1	The lower 10 bits of the data field of this token are used to set a location in the Function Table Temporary field (higher bits are ignored.) After the data is set, the token is deleted.
1 0 0 0	This token reads the LT address indicated by the ID field and outputs the contents.
1 0 0 1	This token reads the Function Table Right field address indicated by the ID field and outputs the contents.
1 0 1 0	This token reads the Function Table Left field address indicated by the ID field and outputs the contents.
1 0 1 1	This token reads the Function Table Temporary field address indicated by the ID field and outputs the contents.
0 1 0 0	These tokens should not be generated by the Processing
0 1 0 1	Unit. They are operating-mode-related tokens.
0 1 1 0	
0 1 1 1	

Note: The set or write operation is performed at the address indicated by the ID field of the token.

OUT Instructions



Bit Assignments

F/L [Full/Left]: F/L bit = 0 indicates that the OUT instruction is to be used alone. F/L bit = 1 indicates that the OUT instruction is to be used in conjunction with an AG/FC instruction.


XCH [Exchange]: If XCH bit = 1, the output data tokens from the A side are exchanged with those from the B side before they go to the Output Queue. If XCH bit = 0, no exchange operation is performed.

OP [OP Code]: This bit is used to further specify the OUT instruction. If OP = 0, then OUT1 instruction is performed, whereas if OP = 1, OUT2 instruction is performed.

ID2 [Second ID]: This field is used only by the OUT2 instruction. ID2 is the ID of the second output data token.


MN [Module Number]: This field indicates the destination module of the output data token.

OUT1




This instruction outputs a 32-bit data token via the Output Data Bus (ODB). Since the size of the ODB is 16 bits, a 32-bit output data token is divided into two 16-bit words and output one 16-bit word at a time. The format of an output data token is shown in figure 24.

Figure 25. OUT1 Output Token Format



OUT2

This instruction outputs two 32-bit data tokens via ODB. Since the ODB is 16 bits wide, each 32-bit token is divided into two 16-bit words and output one 16-bit word at a time. This instruction is useful when a double precision number is to be output. The formats of two output data tokens are shown in figure 25.



3g

Figure 26. OUT2 Output Tokens Format




Figure 27. Data-Flow Graph Explanation










Figure 27. Data-Flow Graph Explanation (cont)



3g

Description

The NEC μPD9305 memory access and general bus interface chip (MAGIC) is a peripheral LSI support device for the μPD7281 image pipelined processor (ImPP). The μPD7281 is a data flow architecture processor that supports high speed image and signal processing applications. The μPD9305 chip can support from one to eight μPD7281s and also interfaces to both 8-bit and 16-bit host processors.

The μPD9305's powerful interface capabilities allow it to support basic interface operations, object program load, read/write/modify operations on image memory, and multiple μPD7281 image memory accesses.

Since the μPD7281 ImPP does not use direct addressing, the memories in a μPD7281 processor system can be seen as processing modules with unique module numbers. These separate modules must output memory access tokens containing their own unique address, data, and control signals. The modules must perform the necessary processing, and then output the result of the access as another memory access token. To do this, the multiple μPD7281 modules require external circuitry to process the memory access tokens that they output. In addition, this same circuitry is required to organize the data output from the memory into token format.

Circuitry is also needed between the host processor and the μPD7281s to organize the data from the host into token format and to return the data output from the μPD7281s into the form required by the host processor. Finally, tokens may have to be returned to other μPD7281s in token form for further processing.

The μPD9305 simplifies the above operations by keeping the data in the most convenient form. The μPD9305 replaces approximately 80 medium/small scale integrated devices with a single integrated circuit.


Features

- High performance image memory interface
- Reduces external circuits required for ImPP system
- Simplifies host interface
- Up to 24-bit image memory addressing
- Up to 18-bit image memory data
- Register file for memory access
- Refresh control of image memory
- Functions with separate DMA controller
- Single +5 V power supply
- CMOS technology for lower power consumption

Ordering Information

Part Number	Package Type
μPD9305R	132-pin ceramic grid array

Pin Configuration



3h

Pin Identification

No.	Symbol	Function
1	CLK	Clock input
2-4	D ₁₀ , D ₁₂ , D ₁₅	Bidirectional data bus bits
5	\overline{OACK}	Output acknowledge input
6	\overline{OREQ}	Output request output
7	IDB ₁₄	Input data bus bit
8	ODB ₁₄	Output data bus bit
9	IDB ₁₁	Input data bus bit
10, 11	ODB ₁₁ , ODB ₈	Output data bus bits
12	IDB ₉	Input data bus bit
13	ODB ₅	Output data bus bit
14	IDB ₈	Input data bus bit
15	ODB ₄	Output data bus bit
16	IDB ₇	Input data bus bit
17	ODB ₂	Output data bus bit

Pin Identification (Cont)

No.	Symbol	Function
18	IDB ₆	Input data bus bit
19	MN ₂	Module number output
20	IDB ₄	Input data bus bit
21	IMA ₂₂	Image memory address output bit
22	IDB ₂	Input data bus bit
23, 24	IMA ₁₈ , IMA ₁₅	Image memory address output bits
25	IDB ₀	Input data bus bit
26-28	IMA ₁₂ ,IMA ₁₀	Image memory address output bits
29	SOLBSY	Self object load busy output
30	CPURQ	CPU request output
31	DMAAEN	DMA address enable input
32-34	IMA ₅ ,IMA ₂ , IMA ₀	Image memory address output bits
35	DMAAK1	DMA / 1 acknowledge input
36	DMARQ1	DMA / 1 request output
37	IMD ₁₃	Bidirectional image memory data bus bit
38	IMAK	Image memory acknowledge input
39-42	IMD ₁₀ -IMD ₇	Bidirectional image memory data bus bits
43	A ₀	Address select input
44,45	IMD ₃ ,IMD ₁	Bidirectional image memory data bus bits
46	IMWR	Image memory write output
47	WR	Write input
48,49	D ₂ ,D ₅	Bidirectional data bus bits
50	CS	Chip select input
51,52	D ₈ ,D ₉	Bidirectional data bus bits
53	GND	Ground
54,55	D ₁₁ ,D ₁₄	Bidirectional data bus bits
56	IREQ	Input request input
57	IACK	Input acknowledge output
58	IDB ₁₃	Input data bus bit
59	ODB ₁₃	Output data bus bit
60	IDB ₁₀	Input data bus bit
61-63	ODB ₁₀ ,ODB ₇ , ODB ₆	Output data bus bits
64	V _{DD}	+5 V power supply
65,66	ODB ₃ ,ODB ₁	Output data bus bits
67	IDB ₅	Input data bus bit
68	MN ₁	Module number output bit

Pin Identification (Cont)

No.	Symbol	Function
69,70	IMA ₂₃ ,IMA ₂₁	Image memory address output bits
71	IDB ₁	Input data bus bit
72-74	IMA ₁₇ ,IMA ₁₄ , IMA ₁₃	Image memory address output bits
75	GND	Ground
76,77	IMA ₉ ,IMA ₈	Image memory address output bits
78	INBUSY	Input to ImPP busy output
79, 80	IMA ₄ ,IMA ₁	Image memory address output bits
81	IMD ₁₇	Bidirectional image memory data bus bit
82	DMAAK2	DMA / 2 acknowledge input
83	DMARQ2	DMA / 2 request output
84, 85	IMD ₁₂ ,IMD ₁₁	Bidirectional image memory data bus bits
86	V _{DD}	+5 V power supply
87,88	IMD ₆ ,IMD ₅	Bidirectional image memory data bus bits
89	A ₁	Address select input
90	IMD ₀	Bidirectional image memory data bus bit
91	IMRF	Image memory refresh output
92	D ₀	Bidirectional data bus bit
93	RD	Read input
94-96	D ₄ ,D ₆ ,D ₇	Bidirectional data bus bits
97	GND	Ground
98	D ₁₃	Bidirectional data bus bit
99	IPPRST	Image pipelined processor reset output
100	IDB ₁₅	Input data bus bit
101	ODB ₁₅	Output data bus bit
102	IDB ₁₂	Input data bus bit
103,104	ODB ₁₂ ,ODB ₉	Output data bus bits
105,106	GND	Ground
107	ODB ₀	Output data bus bit
108,109	MN ₃ ,MN ₀	Module number output bits
110	IDB ₃	Input data bus bit
111-113	IMA ₂₀ ,IMA ₁₉ , IMA ₁₆	Image memory address outputs
114	V _{DD}	+5 V power supply
115	GND	Ground
116-118	IMA ₇ ,IMA ₆ , IMA ₃	Image memory address outputs

Pin Identification (Cont)

No.	Symbol	Function
119	RESET	Reset input
120-122	IMD ₁₆ -IMD ₁₄	Bidirectional image memory data bus bits
123,124	GND	Ground
125,126	IMD ₄ ,IMD ₂	Bidirectional image memory data bus bits
127	IMRD	Image memory read output
128	GND	Ground
129	ERR	Error output
130,131	D ₁ ,D ₃	Bidirectional data bus bits
132	V _{DD}	+5 V power supply

Pin Functions

Table 1 shows the μPD9305 pins in their particular functional groups. The paragraphs that follow table 1 describe the operation of the pins in each group.

All unused input or output pins should be pulled up to V_{DD} or down to GND through a 2K-3K ohm resistor.

Table 1. μPD9305 Pins by Function

I/O	Signal	No.	
I	CLK	1	
	RESET	119	
Status			
0	ERR	129	
	SOLBSY	29	
	CPURQ	30	
	INBUSY	78	
Host Interface			
I	WR	47	
	RD	93	
	CS	50	
	A ₀	43	
	A ₁	89	
	D ₀	92	
	D ₁	130	
	D ₂	48	
	D ₃	131	
	D ₄	94	
	D ₅	49	
	D ₆	95	
	D ₇	96	
	I/O	D ₈	51
		D ₉	52
		D ₁₀	2
D ₁₁		54	
D ₁₂		3	
D ₁₃		98	
D ₁₄		55	
D ₁₅		4	
DMA			
0	DMARQ1	36	
	DMARQ2	83	
I	DMAAK1	35	
	DMAAK2	82	
	DMAAEN	31	

3h

Table 1. μPD9305 Pins by Function (Cont)

I/O	Signal	No.
μPD7281 Interface		
0	MN ₀	109
	MN ₁	68
	MN ₂	19
	MN ₃	108
0	OREQ	6
1	OACK	5
	IREQ	56
0	IACK	57
	IPPRST	99
0	ODB ₀	107
	ODB ₁	66
	ODB ₂	17
	ODB ₃	65
	ODB ₄	15
	ODB ₅	13
	ODB ₆	63
	ODB ₇	62
	ODB ₈	11
	ODB ₉	104
	ODB ₁₀	61
	ODB ₁₁	10
	ODB ₁₂	103
	ODB ₁₃	59
	ODB ₁₄	8
	ODB ₁₅	101
1	IDB ₀	25
	IDB ₁	71
	IDB ₂	22
	IDB ₃	110
	IDB ₄	20
	IDB ₅	67
	IDB ₆	18
	IDB ₇	16
	IDB ₈	11
	IDB ₉	12
	IDB ₁₀	60
	IDB ₁₁	9
	IDB ₁₂	102
	IDB ₁₄	7
	IDB ₁₅	100

Table 1. μPD9305 Pins by Function (Cont)

I/O	Signal	No.
Image Memory Interface		
1	IMAK	38
0	IMRD	127
	IMWR	46
	IMRF	91
	IMD ₀	90
	IMD ₁	45
	IMD ₂	126
	IMD ₃	44
	IMD ₄	125
	IMD ₅	88
	IMD ₆	87
	IMD ₇	42
I/O	IMD ₈	41
	IMD ₉	40
	IMD ₁₀	39
	IMD ₁₁	85
	IMD ₁₂	84
	IMD ₁₃	37
	IMD ₁₄	122
	IMD ₁₅	121
	IMD ₁₆	120
	IMD ₁₇	81

Table 1. μPD9305 Pins by Function (Cont)

I/O	Signal	No.
Image Memory Interface		
	IMA ₀	34
	IMA ₁	80
	IMA ₂	33
	IMA ₃	118
	IMA ₄	79
	IMA ₅	32
	IMA ₆	117
	IMA ₇	116
	IMA ₈	77
	IMA ₉	76
	IMA ₁₀	28
0	IMA ₁₁	27
	IMA ₁₂	26
	IMA ₁₃	74
	IMA ₁₄	73
	IMA ₁₅	24
	IMA ₁₆	113
	IMA ₁₇	72
	IMA ₁₈	23
	IMA ₁₉	112
	IMA ₂₀	111
	IMA ₂₁	70
	IMA ₂₂	21
	IMA ₂₃	69

CLK (Clock)

CLK is the single phase master clock input. The μPD9305 clock frequency can be independent of ImPP clock frequency.

RESET (Reset)

RESET initializes the μPD9305. A reset places OREQ, IACK, the token I/O flip-flop, and IM access request signals at an inactive level. RESET resets the refresh address counter, refresh timer counter, and mode register to 0. RESET must be held low for a minimum of four μPD9305 or μPD7281 clock cycles, whichever is slower.

V_{DD} (Power)

V_{DD} is the single +5 volt power supply.

GND (Ground)

GND is the ground signal.

Status Signal Pin Functions

CPURQ (CPU Request)

CPURQ indicates to the host processor that the μPD9305 is ready to transfer a token to the host.

INBUSY (Input Busy)

INBUSY indicates that tokens are being input to the first ImPP from the μPD9305.

SOLBSY (Self Object Load Busy)

SOLBSY indicates that a self object load is being executed.

ERR (Error)

ERROR indicates that an error was output from the ImPPs, the host has read an invalid output token, or that the host has input a token while INBUSY was active.

Host Interface Signal Pin Functions

RD (Read)

RD reads the contents of the internal registers specified by A₁ and A₀.

WR (Write)

WR writes an input from the data bus to the internal register specified by A₁ and A₀.

CS (Chip Select)

CS enables the RD or WR control signals.

A₀, A₁ (Address)

A₀ and A₁ select the internal register for a read or write operation.

D₀-D₁₅ (Data Bus)

The contents of the internal registers are read from or written to via data bus bits D₀-D₁₅.

DMA Signal Pin Functions

DMAAEN (Direct Memory Access Address Enable)

DMAAEN is used to indicate to the μPD9305 that an external DMA controller is putting DMA addresses on the address bus. During a DMA operation, DMA addresses (system memory addresses) are input to A₀ and A₁. However, these addresses have no meaning for the μPD9305 and might alter register contents. For this reason, the μPD9305 operates as if A₀ and A₁ are both reset to 0 when DMAAEN is active (high).

3h

DMARQ1 (Direct Memory Access Request 1)

DMARQ1 issues a request to an external DMA controller to transfer data from the host system memory to the μPD9305.

DMARQ2 (Direct Memory Access Request 2)

DMARQ2 issues a request to an external DMA controller to transfer data from the μPD9305 to the host system memory.

DMAAK1 (Direct Memory Access Acknowledge 1)

DMAAK1 is issued by the external DMA controller to indicate to the μPD9305 that DMARQ1 has been received.

DMAAK2 (Direct Memory Access Acknowledge 2)

DMAAK2 is issued by the external DMA controller to indicate to the μPD9305 that DMARQ2 has been received.

μPD7281 Interface Signal Pin Functions**MN₀-MN₃ (Module Number)**

MN₀-MN₃ specify the module number of one ImPP. During a reset, one module number is output via MN₀-MN₃, the other via IDB₁₂-IDB₁₅. MN₀-MN₃ are three-state pins.

OREQ (Output Request)

OREQ signals to the first ImPP that the μPD9305 is ready to transfer half a token.

OACK (Output Acknowledge)

OACK signals to the μPD9305 that a half token has been accepted by the first ImPP.

IREQ (Input Request)

IREQ signals from the last ImPP that a half token is ready to be transferred from the ImPP to the μPD9305.

IACK (Input Acknowledge)

IACK indicates to the last ImPP that the μPD9305 has accepted the half token.

IPPRST (Image Pipelined Processor Reset)

IPPRST resets the ImPPs during RESET or a command reset.

ODB₀-ODB₁₅ (Output Data Bus)

ODB₀-ODB₁₅ transfer tokens from the μPD9305 to the first ImPP.

IDB₀-IDB₁₅ (Input Data Bus)

IDB₀-IDB₁₅ transfer tokens between the output of the last ImPP and the μPD9305.

Image Memory Interface Signal Pin Functions**IMRD (Image Memory Read)**

IMRD requests a read of the contents of the image memory addressed by IMA₀-IMA₂₃.

IMWR (Image Memory Write)

IMWR requests a write to the image memory location addressed by IMA₀-IMA₂₃.

IMRF (Image Memory Refresh)

IMRF indicates an image memory refresh cycle.

IMAK (Image Memory Acknowledge)

IMAK indicates to the μPD9305 that an image memory read, write or refresh has been completed.


IMA₀-IMA₂₃ (Image Memory Address)

IMA₀-IMA₂₃ supplies the image memory address for a read or write operation or for DRAM refresh (IMA₀-IMA₉ only).

IMD₀-IMD₁₇ (Image Memory Data)

IMD₀-IMD₁₇ is the bidirectional data bus for transferring data to and from the image memory.

μPD9305 Block Diagram



3h

Functional Description

The μPD9305 has the following functional units:

- μPD7281 input bus interface
- μPD7281 output bus interface
- System bus interface
- Image memory bus interface
 - Register file
 - R/M/W control
 - Self object load control
 - Image memory refresh control

μPD7281 Input Bus Interface

After the last ImPP outputs a token, the input bus interface determines whether the token should be an output token to the host CPU, to the image memory, or to the output bus interface block. The high order 16 bits of the token output from the last ImPP are latched into in the high word register (HWR) and then decoded by the input token decoder to determine the token type.

49-001278C

μPD7281 Output Bus Interface

The output bus interface logic transmits tokens through the multiplexer (MUX) to the first ImPP. The transmitted tokens come from the system bus interface, the μPD7281 input bus interface, or the image memory bus interface. The output bus interface uses a priority control mechanism to prevent collisions between the tokens coming from the different blocks.

System Bus Interface

The system bus interface receives a token from the host CPU for the ImPPs, sends it to the output register (OUTR), and signals the output bus interface. Conversely, it sends a token, which is output from the last ImPP, through the input register (INR) to the host CPU according to instructions from the host CPU. The host CPU can set input or output modes (MODER register), read the status register (STATUSR), set image memory refresh timing (RFTMR register), and set module numbers (MNR) for two μPD7281s.

Image Memory Bus Interface

The image memory bus interface accepts the following five types of tokens:

Token	Description
WHA	Write high address
WLA	Write low address
WD	Write data
RHA	Read high address
RLA	Read low address

Tokens have a 16-bit data value, so the address is transferred in two tokens to form the 24-bit image memory address. The lower 16-bits of the image memory address are latched in the lower address register.

The image memory bus interface also performs read/modify/write functions with the R/M/W control logic and provides a register file.

Register File. The register file is used for storing write high addresses (WHAR/four 8-bit registers), write data (WDR/four 18-bit registers), and read high addresses (RHAR/four 8-bit registers).

Read/Modify/Write (R/M/W) Control. The R/M/W control reads a word from the image memory, performs a logical operation (AND, OR, or XOR) between it and the contents of a write data register (WDR), and then writes it back to a location referenced by the WHAR (the same lower 16-bit address, but a different upper eight bits).

Self Object Load (SOL). The self object load control loads ImPP object programs stored in image memory into the ImPPs. When the SOL is given a starting address, the SOL control automatically generates the appropriate addresses to read the image memory.

Image Memory Refresh Control. The μPD9305 generates a 10-bit address and the timing for refreshing dynamic image memories. The timing is set by the RFTMR register.

Figure 1 shows the input/output token format and table 2 shows how the image memory access tokens function.

Figure 1. Input/output Token Format




Table 2. Image Memory Access Tokens⁽¹⁾

MN	Z	ID	CTLF	Data	Function	Operation	
0001	-	MN'	ID'	----	Image memory read low address	Image memory read (RHAR1 reference)	R
		111	----	----	Image memory read high address	Read high address register (RHAR1) set (Note 2)	S
0010	-	MN'	ID'	----	Image memory read low address	Image memory read (RHAR2 reference)	R
		111	----	----	Image memory read high address	Read high address register (RHAR2) set (Note 2)	S
0011	-	MN'	ID'	----	Image memory read low address	Image memory read (RHAR3 reference)	R
		111	----	----	Image memory read high address	Read high address register (RHAR3) set (Note 2)	S
0100	-	MN'	ID'	----	Image memory read low address	Image memory read (RHAR4 reference)	R
		111	----	----	Image memory read high address	Read high address register (RHAR4) set (Note 2)	S
		0000	DIR	----	Image memory write low address	Image memory write (referencing WHAR and WDR selected by DIR)	W
		001--	DIR	----	Image memory write high address	Set write high address register (WHAR) selected by DIR	S
0101	-	010--	DIR	-- C,S	Image memory write data register	Set write data register (WDR) selected by DIR	S
		011--	DIR	----	Image memory read high address	Set read high address register (RHAR) selected by DIR	S
		100 MASK	DIR	----	Read/write low address	Read/modify/write	RW
		101--	DIR	----	Read/write low address	Read / modify / write (write CS bits selects mask)	RW
		00---	DIR	----	Load starting low address	Self object load	R
0110	-	01---	DIR	----	Load starting low address	Self object load MN of output token is SOLMN)	R
		1----	--	----	SOLMN	Set SOLMN for self object load	S

Notes:

(1) The following definitions refer to the above table:

- MN: Module number
- Z: Always 0
- ID: Identifier
- CTLF: Control field
- ID': ID used for next circulation
- MN': MN used for next circulation (MN ≠ 111)
- DIR: Specifies registers for memory image access
- MASK: Specifies the modify mode
- : Do not care
- S: Set
- R: Read
- W: Write

(2) When RHASEL of the mode register is 1, the tokens become image memory read (request) tokens

Table 3 shows module number (MN) values and the five token types (refer to figure 12).

The five token types are:

- (1) Output request data to the host
- (2) Image memory access data
- (3) DMA request data
- (4) Pass data
- (5) Delete data

Table 3. MN Values and Token Types

Token Type	MN	ID	Function	Abbreviation	
(1)	0 0 0 0	x x x x x x x x	μPD7281 output data to host	CPU	
(2)	0 0 0 1	MN' ID'	Image memory read1 (RHAR1 select)	IMR	
		x x x x x x x x			
		1 1 1 x x x x	RHAR1 set (Note 2)		
	0 0 1 0	MN' ID'	Image memory read2 (RHAR2 select)		
		x x x x x x x x			
		1 1 1 x x x x	RHAR2 set (Note 2)		
	0 0 1 1	MN' ID'	Image memory read3 (RHAR3 select)		
		-- --			
		1 1 1 x x x x	RHAR3 set (Note 2)		
	0 1 0 0	MN' ID'	Image memory read4 (RHAR4 select)		
		-- --			
		1 1 1 x x x x	RHAR4 set (Note 2)		
	0 1 0 1	0 0 0 0 0 DIR		Image memory write	IMW
		-- --			
0 0 1 x x DIR			High address set for write (selected register file is DIR +1)	IMWHA	
-- --					
0 1 0 x x DIR			Write data set (selected register file is DIR +1)	IMWD	
-- --					
0 1 1 x x DIR			High address set for read (selected register file is DIR +1)	IMREA	
-- --					
	1 0 0 Mask DIR		Read/modify/write1	RMW1	
-- --					
	1 0 1 x x DIR		Read / modify / write2 (mask selected by CS bits of image memory write data)	RMW2	
-- --					
(3)	0 1 0 1	1 1 0 x x x x	DMA1 (host → μPD7281)	DMA1	
		1 1 1 x x x x	DMA2 (μPD7281 → host)	DMA2	
(2)	0 1 1 0	0 0 x x x DIR	Self object load1	SOL1	
		-- --			
		0 1 x x x DIR	Self object load2 (rewrite MN)	SOL2	
-- --					
	1 x x x x x x	MN set for self object load	SOLMN		
(4)	0 1 1 1		μPD7281 module number (when RHASEL=1)	PASS	
		1 0 0 0			
		1 0 0 1			
		1 0 1 0			
		1 1 0 0			
		1 1 0 1			
		1 1 1 0	μPD7281 module numbers		
(5)	1 1 1 1		Deleted	VANISH	

Notes:

(1) The following definitions refer to the above table:

MN: Module number

ID: Identifier

MN': MN used for next circulation (MN ≠ 111)

ID': ID used for next circulation

(2) When RHASEL of the mode register is 1, the tokens become image memory read tokens.

Absolute Maximum Ratings

T_A = 25°C

Power supply voltage, V _{DD}	-0.5 V to 7.0 V
Input voltage, V _I	-0.5 V to 7.0 V
Output current, I _O	10 mA
Operating temperature, T _{OPT}	0°C to 70°C
Storage temperature, T _{STG}	-65°C to 150°C

***Comment:** Exposing the device to stresses above those listed in absolute maximum ratings could cause permanent damage. Do not operate the device under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

T_A = 25°C

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
Input capacitance	C _I		10	pF	f _c = 1 MHz Unmeasured pins are at 0 V.
Output capacitance	C _O		15	pF	
Input/output capacitance	C _{IO}		15	pF	

DC Characteristics

T_A = 0°C to +70°C, V_{DD} = 5 V ± 10%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input low voltage	V _{IL}	-0.5		0.8	V	
Input high voltage	V _{IH}	2.0		V _{DD} +0.5	V	
Output low voltage	V _{OL}			0.4	V	I _{OL} = 2 mA
Output high voltage	V _{OH}	V _{DD} -0.4			V	I _{OL} = -400 μA
Input leakage current	I _{LI}			±10	μA	0 ≤ V _I ≤ V _{DD}
Output leakage current	I _{LO}			±10	μA	0 ≤ V _I ≤ V _{DD}
Supply current	I _{DD}		10	100	mA	10 MHz

AC Characteristics

T_A = 0°C to +70°C, V_{DD} = 5 V ± 10%

Clock Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
CLK cycle time	t _{CYK}	80		ns	
Clock pulse width high	t _{WKH}	30		ns	
Clock pulse width low	t _{WKL}	30		ns	
Clock rise time	t _{KR}		10	ns	
Clock fall time	t _{KF}		10	ns	

Input Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
Input rise time	t _{IR}	0	10	μs	
Input fall time	t _{IF}	0	10	μs	

RESET Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
RESET pulse width	t _{RST}	t _{CYK}		ns	μPD9305 only
RESET setup time to IPPRST	t _{DRSPRL}		40	ns	
IPPRST hold time after RESET ↑	t _{DRSPRH}		50	ns	
IPPRST setup to MN ₀ -MN ₃	t _{DMN}		60	ns	
MN ₀ -MN ₃ float time after IPPRST ↑	t _{FMN}		50	ns	
IPPRST low until OBD ₁₅ -OBD ₁₂ active	t _{DPROD}		60	ns	
OBD ₁₅ -OBD ₁₂ float time after IPPRST ↑	t _{FPROD}		50	ns	

3h

Host CPU → μPD9305 Read/Write Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
Address setup to \overline{WR} ↓, \overline{RD} ↓	t_{SARW}	20		ns	
Address hold time after \overline{WR} ↑, \overline{RD} ↑	t_{HRWA}	20		ns	
\overline{CS} setup to \overline{WR} ↓, \overline{RD} ↓	t_{SCRW}	0		ns	
\overline{CS} hold time after \overline{WR} ↑, \overline{RD} ↑	t_{HRWC}	0		ns	
\overline{WR} , \overline{RD} pulse width	t_{WRWL}	100		ns	
\overline{RD} setup to data	t_{DRD}		80	ns	
Data float time after \overline{RD} ↑	t_{FRD}		30	ns	
Data setup to \overline{WR} ↑	t_{SDW}	20		ns	
Data hold after \overline{WR} ↓	t_{HWD}	20		ns	

DMA Request Timing⁽¹⁾

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
\overline{DMARQ} ↓ setup time to \overline{DMAAK} ↓	t_{DDQDA}	20		ns	
\overline{DMARQ} ↑ time from \overline{DMAAK} ↓	t_{DDADQ}		50	ns	
\overline{DMARQ} ↓ time from \overline{DMAAK} ↑	t_{RVDQ}	50		ns	
\overline{DMAAEN} ↑ setup time to (RD, WR) ↓	t_{SDERW}	30		ns	
\overline{DMAAEN} hold time after (RD, WR) ↑	t_{HRWDE}	30		ns	
\overline{DMAAK} low setup time to (RD, WR) ↓	t_{SDARW}	0		ns	
\overline{DMAAK} hold time after (RD, WR) ↑	t_{HRWDA}	0		ns	
\overline{DMAAK} pulse width	t_{WDAL}	t_{CYK}		ns	

Note:

- (1) \overline{DMAAK} = $\overline{DMAAK1}$ or $\overline{DMAAK2}$
 \overline{DMARQ} = $\overline{DMARQ1}$ or $\overline{DMARQ2}$

I/O Request/Acknowledge Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
\overline{IREQ} ↓ setup time to \overline{IACK} ↓	t_{DQIALI}	15	60	ns	
\overline{IACK} ↓ setup time to \overline{IREQ} ↑	$t_{DIAIQHI}$	10		ns	
\overline{IREQ} ↑ setup time to \overline{IACK} ↑	t_{DQIAHI}	20	70	ns	
\overline{IACK} ↑ setup to \overline{IREQ} ↓	t_{DIAIQL}	10		ns	
ID bus setup time to \overline{IREQ} ↑	t_{SIDIQ}	20		ns	
ID bus hold time from \overline{IREQ} ↓	t_{HIQID}	10		ns	
\overline{OREQ} ↓ setup time to \overline{OACK} ↓	t_{DOQOAL}	10		ns	
\overline{OACK} ↓ setup time to \overline{OREQ} ↑	t_{DOAOQH}	20	70	ns	
\overline{OREQ} ↑ setup time to \overline{OACK} ↑	t_{DOQOAH}	10		ns	
\overline{OACK} ↑ setup time to \overline{OREQ} ↓	t_{DOAOQL}	15	60	ns	
\overline{OREQ} ↓ setup time to \overline{ODB} valid	t_{DOQOD}		10	ns	
\overline{ODB} float time after \overline{OREQ} ↓	t_{FOQOD}	10		ns	

Note:

Pull-up resistors required on μPD9305 IDB_{15} - IDB_0 to meet t_{HIQID} timing.

Image Memory Read, Write, Refresh Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
IMA ⁽¹⁾ ↑ active time from CLK ↓	t _{DKMARF}		100	ns	IM refresh
IMA active time from CLK ↓	t _{DKMAMC}		60	ns	IM read or IM write
IMA float time from IMC ↓	t _{FMCMA}	10		ns	
IMC recovery time	t _{RVMC}	1.5t _{CYK}		ns	
IMC ↑ delay time from CLK ↓	t _{DKMCH}		35	ns	
IMC ↓ delay time from CLK ↓	t _{DKMCL}		40	ns	
IMAK recovery time	t _{RVMK}	1.5t _{CYK}		ns	
IMAK setup time to CLK ↓	t _{SMKK}	10		ns	
IMAK hold time from IMC ↓	t _{HMCMK}	0		ns	
IMD setup time to CLK ↑	t _{SMKD}	20		ns	Image memory read timing
IMD hold time from IMRD ↓	t _{HMRMD}	0		ns	Image memory read timing
IMD delay time from CLK ↓	t _{DKMD}		30	ns	Image memory write timing
IMD float time from IMWR ↓	t _{FMWMD}	20		ns	Image memory write timing

Note:

- (1) IMA = IMA₂₃-IMA₀
- (2) IMC + IMRD, IMWR or IMRF
- (3) To maximize IM access time use $\overline{\text{IMAK}} = \overline{\text{IMC}}$. Then IM cycle time will be 3.k_{CYK}

SOLBSY Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
SOLBSY delay time from IACK ↑	t _{DIASB}		30	ns	
SOLBSY delay time from CLK ↓	t _{DKSB}		60	ns	

CPURQ Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
CPURQ delay time from IACK ↑	t _{DIAPQ}		30	ns	
CPURQ delay time from RD ↑	t _{DPRQ}		60	ns	

INBUSY Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
INBUSY ↑ delay time from WR ↑	t _{DWIB}		70	ns	
INBUSY ↓ delay time from OREQ ↑	t _{DOOIB}		40	ns	

ERR Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
ERR ↑ delay time from IACK ↑	t _{DIAE}		30	ns	Error token output
ERR ↑ delay time from WR ↓	t _{DWE}		60	ns	INBUSY = 1
ERR ↑ delay time from RD	t _{DRE}		60	ns	CPURQ = 0
INBUSY hold time from WR ↓	t _{HWIB}		10	ns	
CPURQ setup time to RD ↓	t _{SPQR}		10	ns	


Note:

All unused input or output pins should be pulled up to V_{DD} or down to GND through a 2K-3K ohm resistor.


3h

Timing Waveforms


Clock Timing




Input Timing




RESET Timing




Host CPU → μPD9305 Write Timing



Host CPU → μPD9305 Read Timing




DMA1 Request Timing




3h

DMA2 Request Timing



I/O Request/Acknowledge Timing



I/O Data Bus Handshake Timing




Image Memory Read Timing




Image Memory Write Timing






Image Memory Refresh Timing




IM Command Timing




3h

SOLBSY Timing




CPURQ Timing




49-001267B

INBUSY Timing




49-001268B

ERR Timing, Error from ImPP




49-001263B

ERR Timing, INBUSY



49-001264B

ERR Timing, CPU Request



μPD9305 Operation

Table 4 shows how the μPD9305 uses signals \overline{CS} , \overline{RD} , \overline{WR} , and A_1 , A_0 to read or write to I/O ports.

Table 4. I/O Ports

\overline{CS}	\overline{RD}	\overline{WR}	A_1	A_0	Internal I/O Ports
0	0	1	0	0	Read ImPP input data register (from ImPP)
0	0	1	0	1	Read status register
0	0	1	1	0	Command \overline{RESET} ; data read has no meaning
0	0	1	1	1	Not used
0	1	0	0	0	Write ImPP output data register (to ImPP)
0	1	0	0	1	Write mode register
0	1	0	1	0	Write module number register
0	1	0	1	1	Write refresh timing register

3h

Figure 2. Status Register Format





Figure 3 shows the mode register format.


Figure 3. Mode Register Format



49-001281A


Figures 4-20 graphically show μPD9305 operation. For a detailed description of μPD9305 operation, refer to the μPD9305 User's Manual.

Figure 4. Setting Write Method for Input Data



49-001283A

Figure 5. Setting Read Method for Output Data



49-001284A

Figure 6. Setting Fixed (16-Bit) Data




Figure 7. MN Register





Figure 8. Refresh Timing Register



3h

Figure 9. Input Timing (Host to μPD9305 to μPD7281)





Figure 10. Output Timing (μPD7281 to μPD9305 to Host)



3h

Figure 11. Output to μPD7281, Control Data Paths




Figure 12. μPD7281, Input Control Data Flow





Figure 13. Image Memory Read Timing (Without Refresh Request)



3h

Figure 14. Image Memory Write Timing (Without Refresh Request)






Figure 15. Image Memory Access Request Priority Control




3h

Figure 16. Read Data → μPD7281 Output Timing (Single Output)



49-001294C

Figure 17. Read Data → μPD7281 Output Timing (Continuous Output)



3h

Figure 18. Self Object Load Timing




Figure 19. Refresh Timing





Figure 20. Read/Modify/Write Timing



3h


Table 5 shows the differences between command and external resets.

Figure 21 shows a typical system configuration using the μPD9305 with several ImPPs.

Table 5. Command and External Reset Differences

Item	RESET	Command Reset
I/O data counter; Tokens in the μPD9305; image memory access requests (except refresh); OREQ, iACK; DMA request	Cleared	Cleared
Refresh timer; refresh request; refresh address; mode register	Default values	No change
IPPRST pin	0 (active)	0 (active)

Figure 21. Typical System Configuration



Selection Guides

1

Reliability and Quality Control

2

Digital Signal Processors

3

Speech Processors

4

Development Tools

5

Package Drawings

6

Speech Processors

**Section 4
Speech Processors**

μPD77C30	4a
ADPCM Speech Encoder/Decoder	
μPD7755/56/P56/57/58	4b
ADPCM Speech Processors	
μPD7759	4c
ADPCM Speech Processor	
μPD77501	4d
ADPCM Record and Playback Speech Processor	
μPD77522	4e
ADPCM Codec	

Description

The μ PD77C30 is a large-scale integration (LSI) single-chip digital processor, which compresses and decompresses digitized speech signals. It is a speech encoder/decoder that converts pulse code modulated audio to and from adaptive differential pulse code modulation (ADPCM). The μ PD77C30 encodes pulse coded modulation (PCM) data into ADPCM data, and decodes ADPCM data into PCM data. The μ PD77C30 is ideal for office automation applications, such as voice store and forward systems, and for various telecommunication applications. It reduces voice transmission bandwidth and voice storage requirements by half (from 64 kb/s to 32 kb/s). Its robust ADPCM algorithm makes it well qualified for transmission applications and the fact that it compresses speech by half makes it suitable for store and forward applications.

The maximum clock (CLK) frequency for the μ PD77C30 is 8.33 MHz, which corresponds to a CLK cycle time of 120 ns.

The μ PD77C30 accepts PCM data through its serial interface. The serial interface can be connected directly to a single-chip coder/decoder (codec) for digital μ -law PCM input/output or to a general purpose A/D or D/A converter for linear PCM code. This programmable serial interface supports both 8-bit logarithmic (μ -law) and 16-bit linear formats. The μ PD77C30 interfaces to the host CPU through a standard microprocessor bus interface.

If a clock frequency of 8.33 MHz is used to encode PCM data, then the μ PD77C30 requires 116 μ s to process each sample, thus limiting the sampling frequency to 8.59 kHz. This implies that if the sample frequency is 8.0 kHz and the CLK is 8.33 MHz, then the internal algorithm will take approximately 93% of the time between samples. Serial data being shifted in or out has the full time between samples to accomplish the transfer of the data. This is because there is an internal buffer that is separate from the shift register and the serial input is internally read at the rising edge of the sample clock, while the next value is starting to be shifted in.

When the μ PD77C30 operates in the sample 4-bit encode mode, it never outputs the value 00H. However, when it is in the sample 4-bit decode mode, it can accept 00H as an input value and interpret it the same as an input value of 88H.

The μ PD77C30 performs as an intelligent peripheral device and is controlled and programmed from the host processor. The μ PD77C30 offers toll quality (equivalent quality to 56 kb/s μ -law PCM) speech meeting the CCITT recommendations G.712.

The μ PD77C30 has an A-law version designated the μ PD77C31, which is available for products marketed in Europe.

Features

- Half-duplex ADPCM encoder or decoder
- Compression data rate
 - 32 kb/s/8 kHz sampling/4-bit data
 - 24 kb/s/8 kHz sampling/3-bit data
- Byte data (2 x ADPCM data) handling
- Robust adaptation scheme for quantizer and predictors
- Selectable functions
 - Encoder/decoder operating mode
 - ADPCM data length 3 or 4 bit
 - A/D and D/A conversion μ -law or linear
- Presentable voice detection threshold
- Standard microprocessor interface to the host CPU
- Easy interface to PCM combo
- Toll quality speech at 32 kb/s (meets CCITT recommendations G.712)
- Single +5-volt power supply
- Low-power CMOS technology
- Clock frequency 8.192 MHz maximum
- Packages: 28-pin plastic DIP and 44-pin PLCC


Ordering Information

Part Number	Type	Package
μ PD77C30C	CMOS	28-pin plastic DIP (600 mil)
L	CMOS	44-pin PLCC


μPD77C30

Pin Configuration

28-Pin Plastic DIP



44-Pin PLCC



Pin Identification

Symbol	I/O	Function
Host System Interface		
A ₀	In	Address 0 (register select): This input selects internal registers. A high input selects the status registers. A low input selects the data registers.
D ₇ - D ₀	I/O	Data bus: This three-state bidirectional data bus interfaces with the host CPU data bus.
CS	In	Chip select: This input enable the \overline{RD} and \overline{WR} signals.

Pin Identification

Symbol	I/O	Function
DET	Out	Signal detect: This output is asserted when the input audio signal level exceeds the threshold level specified.
DRQ	Out	Data request: This output requests data transfer between the μPD77C30 and host CPU. In encoder mode, an ADPCM data read is requested. In decoder mode, an ADPCM data write is requested. (DRQ will not work unless encoder or decoder mode is specified). The data request status can also be checked by polling the RQM bit of the status register.
\overline{RD}	In	Read signal: This input controls data transfer from the μPD77C30 to the host CPU.
\overline{WR}	In	Write signal: This input controls data transfer from the host CPU to the μPD77C30.


A/D-D/A Interface

SCK	In	Serial clock: This input provides timing for transfer of serial data to/from the A/D and D/A converter.
SI	In	Serial input: serial data input.
\overline{SIEN}	In	Serial input enable: This input enables data transfer on the SI pin. If not used, tie to \overline{SOEN} . \overline{SIEN} must be asserted for the μPD77C30 to recognize an operation command.
SO	Out	Serial output: Serial data output.
\overline{SOEN}	In	Serial output enable: This input enables data transfer on the SO pin. If not used, tie to \overline{SIEN} .
SORQ	Out	Serial output request: This output indicates that serial request output data is ready for transfer at the SO pin.

Circuit Control

CLK	In	Clock: 8.192 MHz TTL clock input.
GND	In	Ground.
IC	—	Internal connection: This pin is connected internally and should be left open.
NC	—	No connection: This pin is not connected.
PU	—	Pullup: Pull this pin up to V _{DD} .
RST	In	Reset: A high input to this pin initializes the μPD77C30.
SMPL	In	Sample: This input determines the rate at which the μPD77C30 processes ADPCM data. This rate must equal the sampling clock of the A/D and D/A converter. SMPL must be active for the μPD77C30 to recognize an operation command.
V _{DD}	In	+5-volt power supply

Block Diagram



4a

FUNCTIONAL DESCRIPTION

The μPD77C30 has the following functional units:

- A/D-D/A interface
- PCM/ADPCM encoder/decoder
- Controller
- Data register
- Status register
- Host CPU interface

The ADPCM method is a medium bandwidth coding technique that represents speech waveforms. The specific ADPCM used employs a robust adaptation scheme for a quantizer and predictor to withstand transmission bit errors. Figure 1 shows the block diagram of the algorithm. The algorithm uses a backward adaptive quantizer and a fixed predictor so it never generates unstable poles in a decoder transfer function. This approach guarantees the stability of the decoder even with transmission errors.

The μPD77C30 can operate in either encoder or decoder mode, but it only be set to one of the two modes at a time; it cannot handle simultaneous encoding and decoding. In encoder mode, the μPD77C30 accepts

either linear or μ-law PCM data from its serial voice interface, encodes it to ADPCM data format, and passes the ADPCM data through the parallel data bus to the host system. In decoder mode, the μPD77C30 receives ADPCM data from the host CPU, decodes it to either linear or μ-law format, and sends it to the output port of the serial interface.

The μPD77C30 has serial interfaces that can connect directly to a single-chip PCM codec. It interfaces easily to a host CPU through its parallel bus. With its standard microprocessor bus interface, the μPD77C30 can be viewed as a complex peripheral circuit. Figure 2 shows a typical system configuration.

Figure 1. Algorithm Block Diagram





Figure 2. Typical System Configuration



OPERATIONAL DESCRIPTION

Host PCU Interface

In order to transfer ADPCM data, commands, and status, the μPD77C30 interfaces with the host CPU via $D_0 - D_7$ and through control lines \overline{CS} , A_0 , \overline{WR} , and \overline{RD} . \overline{CS} enables \overline{RD} and \overline{WR} . A_0 selects either the data or status register. A low input to A_0 selects the data register. This read/write register handles both commands and ADPCM data transfer. A high input to A_0 selects the status register, a read-only register that the CPU reads to determine the state of the μPD77C30.

Parallel I/O Operation

Table 1 shows the status of the \overline{CS} , A_0 , \overline{WR} , and \overline{RD} pins during parallel I/O operation. Figures 3 and 4 are timing diagrams that show the read and write operations for the host CPU interface with the μPD77C30.

The RQM bit in the status register and the DRQ pin are the principal handshake signals. Their characteristics follow.

Table 1. Control Line States


\overline{CS}	A_0	\overline{WR}	\overline{RD}	Function
1	x	x	x	No effects on internal operation.
x	x	1	1	$D_0 - D_7$ are high impedance.
0	0	0	1	Data from $D_0 - D_7$ is latched to the data register.
0	0	1	0	Contents of the data register are output to $D_0 - D_7$.
0	1	0	1	Illegal operation.
0	1	1	0	Contents of the status register are output to $D_0 - D_7$.

x = don't care.

RQM characteristics:


- The μPD77C30 requests a data transfer to or from a host CPU by setting the RQM signal to a high level.
- After ADPCM data has transferred, the RQM goes low at the rising edge of \overline{WR} or \overline{RD} pulse.
- After the threshold data has transferred, RQM goes low at the second rising edge of the \overline{WR} pulse.
- Reading the status register via the data bus does not reset RQM.

Figure 3. ADPCM Data Read Timing



4a

Figure 4. ADPCM Data Write Timing



DRQ characteristics:

- Except during initialization, the μPD77C30 DRQ signal is high, when the status register bit RQM is set to indicate that an ADPCM data transfer to or from the host CPU is required.
- DRQ goes low after each encoding or decoding operation is completed.
- Because DRQ remains low throughout initialization, it cannot be used for handshaking during initialization.
- The DRQ signal may be connected to an interrupt pin of a host CPU.

Two different approaches can be used for servicing ADPCM I/O request by the μPD77C30. The first approach is for the host CPU to repeatedly poll the status register until RQM = 1 is found. The second approach is for the DRQ pin to go high, forcing an interrupt of the host CPU. In either case the host CPU then reads the data register to capture the ADPCM data.

Status Register

Figure 5 shows the format of the status register.

Figure 5. Status Register Format

7	6	5	4	3	2	1	0
RQM	0	DET	DRS	0	DRC	SOL	SIL

RQM	Request for Master
0	PCM input data is 16-bit (linear)
1	PCM input data is 8-bit (μ-law)
DET	Speech Detect
0	Silence interval
1	Speech detected
DRS	Data Register Status
0	Data register is 16-bit (for threshold data)
1	Data register is 8-bit (for all other data)
DRC*	Data Register Control
0	Second byte transferred
1	First byte transferred
SOL	Serial Output Data Length
0	PCM output data is 16-bit (linear)
1	PCM output data is 8-bit (μ-law)
SIL	Serial Input Data Length
0	PCM input data is 16-bit (linear)
1	PCM input data is 8-bit (μ-law)

* DRS indicates the status of data transfers when the data register is configured as 16-bit (DRC 0)

Operation Command

Following a power-on reset, the host CPU polls the RQM bit in the status register. When the RQM bit is set, the host CPU can send an operation command to the data register, as shown in figure 6.

Figure 6. Operation Command

7	6	5	4	3	2	1	0
D ₇	D ₆	D ₅	0	0	0	0	0

Encoder Mode D ₇ - D ₅	PCM Data Format	ADPCM Data Length/Sample (bits)
1 1 1	μ-law 8-bit codec (MSB first)	4
1 0 1		3
1 1 0	16-bit A/D-D/A (LSB first)	4
1 0 0		3
Decoder Mode D ₇ - D ₅	PCM Data Format	ADPCM Data Length/Sample (bits)
0 1 1	μ-law 8-bit codec (MSB first)	4
0 0 1		3
0 1 0	16-bit A/D-D/A (LSB first)	4
0 0 0		3

Power-on and Reset

The μPD77C30 operates on a single-phase, 50-50 duty cycle clock at 8 MHz. At power-on, asserting the RST pin for at least 3 clock cycles initializes the device, making it ready for an operation command from the host CPU. After the μPD77C30 receives the command, it stays in the specified operational mode until the next hardware reset (high level on RST). Thus, to change the μPD77C30 into different modes, reset it before writing an operation command.

Initialization and Threshold Data

See figure 7 for the initialization sequence for the encoder mode. See figure 8 for the initialization sequence for the decoder mode. During initialization signal SMPL is ignored, but the SCK and SIEN signals must be active. This is because the μPD77C30 internal code checks that the serial data is being transferred in before it accepts the mode byte. Also, it is of no consequence whether or not serial input data is valid during initialization. This is true whether the μPD77C30 is placed in encoder or decoder mode.

A hardware reset must be issued before a mode byte can be sent, even when the μPD77C30 is being powered up. A hardware reset signal also must be issued to

change modes (i.e., encoder to decoder mode). In either of the above cases, the reset signal must be held active for a minimum of 3 clock cycles to guarantee that the mode byte will be accepted. As explained below, the RQM bit of the status register should be used for data transfer handshaking, especially during initialization. The status register at a clock frequency of 8.192 MHz is not valid until 190 μs after the trailing edge of the reset pulse, and it should not be read until after that time interval.


The DRQ signal does not always follow the state of the RQM bit in the status register. In particular, the DRQ signal remains low throughout initialization. Therefore, it is essential during initialization to use the RQM bit of the status register for handshaking. The DRQ signal is intended for interrupting the host CPU so that it will transfer ADPCM data after initialization. The DRQ signal remains high until the encoding or decoding operation of the μPD77C30 is complete. The RQM bit, in contrast, is intended for data transfer handshaking and is reset after each data port transfer is complete.

When the μPD77C30 first enters the decoder mode the RQM bit is already set and the first byte of data sent to the μPD77C30 will not be decoded properly. To avoid losing the first speech sample, a dummy first byte of ADPCM should be sent.

If the operation command places the μPD77C30 in encoder mode, the next two bytes sent to the data register are the threshold data. The RQM bit establishes the data transfer signaling. In decoder mode, no threshold data is expected. The threshold data sets the level of the audio signal at which the DET pin is asserted. Figure 9 shows the format for the threshold data. Figure 10 shows how to determine the threshold data.

The μPD77C30 asserts DET when the serial input audio signal exceeds the threshold level specified by the threshold data. Many silent segments exist in normal speech signals; memory storage can be used more efficiently if these segments are omitted. The host CPU can perform silent segment compression by using DET. The energy levels of 16 previous audio samples determine the state of DET. Thus DET changes at a 2 ms (16 x 8 kHz sampling) time frame. Bit 5 of the status register reflects the state of DET.

Figure 7. Encoder Mode Initialization Sequence



4a

49TB-407A

Figure 8. Decoder Mode Initialization Sequence




Figure 9. Threshold Data





Figure 10. Typical Relationship Between Input Level and Threshold Value



ADPCM Data

In encoder mode, the μPD77C30 generates one ADPCM sample (3 or 4 bits long) each PCM sample input (8 or 16 bits long). In decoder mode, the reverse operation is performed: the μPD77C30 generates one PCM sample for each ADPCM sample input. To allow efficient data transfer to and from the host CPU, two ADPCM samples are packed into one byte and transferred at the rate of 1 byte per every 2 samples. Figure 11 illustrates the ADPCM data formats for 3 bits/sample and 4 bits/sample.

The DRQ pin initiates ADPCM data transfer. In encoder mode, this pin is asserted when ADPCM data in the data register is ready to be read by the CPU. This pin is cleared after the host CPU reads the data, and is reasserted when the next byte of ADPCM data becomes available. In decoder mode, this pin serves as the data request to the host for the next byte of ADPCM data to be sent to the data register. After the host CPU writes the ADPCM data, this pin is cleared. The host CPU cannot send another byte to the μPD77C30 until this pin is set again. (Note that the DRQ pin will not work until the μPD77C30 is placed in encoder or decoder mode.)

The ADPCM data transfer is acknowledged by the RQM bit in the status register. The RQM bit is set when transfer to the host is requested for ADPCM data, and is reset when the host read/write is complete.

Serial PCM Interface

The serial PCM interface can be connected directly to a codec. SMPL, SCK, $\overline{\text{SIEN}}$, SI, SORQ, $\overline{\text{SOEN}}$, and SO control the PCM interface.

SMPL is the sampling clock input. This signal must equal the frequency of the sampling clock of the codec or the A/D-D/A interface. SMPL is asserted after the completion of serial data transfers. Thus SMPL signals the μPD77C30 firmware to initiate processing of the next byte of ADPCM data. SMPL is rising-edge triggered, but must be held high for at least 8 clock cycles. Since it is edge-triggered, SMPL does not need to be released until the next sampling cycle.

SCK determines the timing of the serial input and output. When the μPD77C30 has data to send to the serial interface, SORQ goes high. The data is then clocked out to the SO pin serially at the falling edge of SCK, to be valid for the next rising edge. When serial data is ready to be sent to the μPD77C30 $\overline{\text{SIEN}}$ is asserted externally, and data at the SI pin is clocked in at the rising edge of SCK.

Figure 11. ADPCM Data Format





Figure 12 illustrates an example of the serial interface using a combined filter and codec (combo) chip, the μPD9514. This chip provides both the low pass filtering function and the conversion from an analog signal to digital PCM μ-law representation. The timing controller provides the proper timing relationship between the combo and the μPD77C30.

Figure 12. Serial Interface Using a Combo



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$	
Supply voltage, V_{DD}	-0.5 V to +7.0 V
Input voltage, V_I	-0.5 V to $V_{DD} + 0.5$ V
Output voltage, V_O	-0.5 V to $V_{DD} + 0.5$ V
Operating temperature, T_{OPT}	-40 to +85°C
Storage temperature, T_{STG}	-65 to +150°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage

DC Characteristics

$T_A = -10$ to $+70^\circ\text{C}$; $V_{DD} = +5$ V $\pm 5\%$

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input low voltage	V_{IL}	-0.3		0.8	V	
Input high voltage	V_{IH}	2.2		$V_{CC} + 0.3$	V	
CLK input low voltage	V_{ILC}	3.5		0.45	V	
CLK input high voltage	V_{IHC}	-0.3		$V_{CC} + 0.3$	V	
Output low voltage	V_{OL}			0.45	V	$I_{OL} = 2.0$ mA
Output high voltage	V_{OH}	2.4			V	$I_{OH} = -400$ μA
Input leakage high current	I_{LIL}			-10	μA	$V_I = 0$ V
Input leakage high current	I_{LIH}			10	μA	$V_I = V_{DD}$
Output leakage low current	I_{LOL}			-10	μA	$V_O = 0.47$ V
Output leakage high current	I_{LOH}			10	μA	$V_O = V_{DD}$
Supply current	I_{DD}	24		40	mA	

AC Characteristics

$T_A = -10$ to $+70^\circ\text{C}$; $V_{DD} = +5$ V $\pm 5\%$

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
CLK cycle time	ϕ_{CY}	120		2000	ns	
CLK pulse width	ϕ_D	60			ns	
CLK rise time	ϕ_r			10	ns	(Note 1)
CLK fall time	ϕ_f			10	ns	(Note 1)
A_0 , \overline{CS} set time for \overline{RD}	t_{AR}	0			ns	
A_0 , \overline{CS} hold time for \overline{RD}	t_{RA}	0			ns	
\overline{RD} pulse width	t_{RR}	250			ns	
A_0 , \overline{CS} set time for \overline{WR}	t_{AW}	0			ns	
A_0 , \overline{CS} hold time for \overline{WR}	t_{WA}	0			ns	
\overline{WR} pulse width	t_{WW}	250			ns	
Data set time for \overline{WR}	t_{DW}	150			ns	
Data hold time for \overline{WR}	t_{WD}	0			ns	
\overline{RD} , \overline{WR} recovering time	t_{RW}	250			ns	
SCK cycle time	t_{SCY}	480		DC	ns	

AC Characteristics (cont)


Parameter	Symbol	Min	Typ	Max	Unit	Conditions
SCK pulse time	t_{SCK}	230			ns	
SCK rise time	t_{rsc}			20	ns	
SCK fall time	t_{fsc}			20	ns	
SOEN set time for SCK	t_{SOC}	50		t_{SCY} - 30	ns	
SOEN hold time for SCK	t_{CSO}	30		t_{SCY} - 50	ns	
SIEN, SI set time for SCK	t_{DC}	55		t_{SCY} - 30	ns	
SIEN, SI hold time for SCK	t_{CD}	30		t_{SCY} - 55	ns	
SIEN, SOEN pulse width high	t_{HS}	122			ϕ_{CY}	
RST pulse width	t_{RST}	4			ϕ_{CY}	
SMPL pulse width	t_{SMPL}	8			ϕ_{CY}	
Delay time between SMPL and SIEN (SOEN)	t_{DX}	-1	0	1	μs	
Data access time for \overline{RD}	t_{RD}			150	ns	$C_L = 100$ pF
Data float time for \overline{RD}	t_{DF}	10		100	ns	$C_L = 100$ pF
SORQ delay	t_{DRQ}	30		150	ns	$C_L = 50$ pF
SO delay time	t_{DCK}			150	ns	
SO delay time for SORQ	t_{DZRQ}	20		300	ns	
SO delay time for SCK	t_{DZSC}	20		300	ns	
SO delay time for \overline{SOEN}	t_{DZE}	20		180	ns	
SO float time for \overline{SOEN}	t_{HZE}	20		200	ns	
SO float time for SCK	t_{HZSC}	20		300	ns	
SO float time for SORQ	t_{HZRQ}	70		300	ns	

Note:


(1) AC timing measuring point voltage = 1.0 V and 3.0 V.

Timing Waveforms


Clock




Read Operation




Write Operation




Reset



Sample




Serial Input/Output Timing




4a


Read/Write Cycle Timing




AC Waveform Measurement Point (except CLK)



Serial Input Timing



Serial Output Timing



Description

The μPD775x speech processors utilize adaptive differential pulse-code modulation (ADPCM) to produce high-quality, natural-sounding speech. The μPD775x family includes four types with a built-in ROM and one with a one-time programmable (OTP) ROM.

ROM	OTP ROM
μPD7755	—
μPD7756	μPD77P56
μPD7757	—
μPD7758	—

Note: Unless excluded by context, μPD775x means all types listed above; μPD7756 includes μPD77P56. The μPD7759, which uses external ROM, is also considered part of the μPD775x family but is covered in a separate data sheet.

By combining melody mode, ADPCM, and pause compression, the μPD775x achieves a compressed bit rate that can reproduce sound effects and melodies in addition to speech. A built-in speech data ROM allows reproduction of messages up to 4 seconds (μPD7755), 12 seconds (μPD7756), 24 seconds (μPD7757), or 48 seconds (μPD7758).

A wide range of operating voltages, a compact package, and a standby function permit applications of the μPD775x in a variety of speech output systems, including battery-driven systems.

Features

- High-quality speech reproduction using ADPCM
- Low bit rates (10 to 32 kb/s) using a combination of ADPCM and pause compression
- Bit rates to less than 1 kb/s for sound effects, melodies, and tones (DTMF) using melody mode
- D/A converter with 9-bit resolution and unipolar current waveform output
- Built-in speech data ROM
 - μPD7755: 96K bits
 - μPD7756/P56: 256K bits
 - μPD7757: 512K bits
 - μPD7758: 1M bits
- Sampling frequency: 5, 6, or 8 kHz
- Standby function
- Typical standby current: 1 μA ($V_{DD} = 3V$)


- Circuit to eliminate popcorn noise when entering or releasing standby mode
- Wide operating voltage range: 2.7 to 5.5 V
- CMOS technology
- 18- and 20-pin plastic DIP
- 24-pin plastic SOP

Ordering Information

Part Number	Package	ROM (bits)
μPD7755C	18-pin plastic DIP (A, C outline)	96K
55G	24-pin plastic SOP	
μPD7756C	18-pin plastic DIP (A, C outline)	256K
56G	24-pin plastic SOP	
μPD77P56CR	20-pin plastic DIP	256K (OTP)
P56G	24-pin plastic SOP	
μPD7757C	18-pin plastic DIP (SA outline)	512K
57G	24-pin plastic SOP	
μPD7758C	18-pin plastic DIP (SA outline)	1M
58G	24-pin plastic SOP	


Pin Configurations

18-Pin Plastic DIP




Pin Configurations (cont)

20-Pin Plastic DIP



24-Pin Plastic SOP



Pin Identification

Symbol	Name
AVO	Analog voice output
BUSY	Busy output
CS	Chip select input
D ₀ - D ₇	PROM I/O data bus
I ₀ - I ₇	Message select code input
MD ₀ - MD ₃	Operation mode selection input from PROM
REF	D/A converter reference current input
RESET	Reset input
ST	Start input
X1, X2	Ceramic resonator clock terminals
V _{DD}	+ 5 V power
V _{PP}	+ 12.5 V PROM voltage application
GND	Ground
NC	No connection

PIN FUNCTIONS

AVO (Analog Voice Output)

AVO outputs speech from the D/A converter. This is a unipolar sink-load current. No current flows in standby mode.

BUSY (Busy)

BUSY outputs the status of the μPD775x. It goes low during speech decode and output operations. When ST is received, BUSY goes low. While BUSY is low, another ST will not be accepted. In standby mode, BUSY becomes high impedance. This is an active low output.

CS (Chip Select)

When the CS input goes low, ST is enabled.

D₀ - D₇ (Data Bus)

Eight-bit input/output data bus from PROM when programming and verifying data.

I₀ - I₇ (Message Select Code)

I₀ - I₇ input the message number of the message to be decoded. The inputs are latched at the rising edge of the ST input. Unused pins should be grounded. In standby mode, these pins should be set high or low. If they are biased at or near typical CMOS switch input, they will drain excess current.

MD₀ - MD₃ (Mode Select Input)

Operation mode selection inputs from PROM when programming and verifying data.

REF (D/A Converter Reference Current)

REF inputs the sink-load current that controls the D/A converter output. REF should be connected to V_{DD} via a resistor. In standby mode, REF becomes high impedance.

RESET (Reset)

The RESET input initialized the chip. Use RESET following power-up to abort speech reproduction or to release standby mode. RESET must remain low at least 12 oscillator clocks. At power-up or when recovering from standby mode, RESET must remain low at least 12 more clocks after clock oscillation stabilizes.

ST (Start)

Setting the \overline{ST} input low while \overline{CS} is low will start speech reproduction of the message in the speech ROM locations addressed by the contents of $I_0 - I_7$. If the device is in standby mode, standby mode will be released.

X1, X2 (Clock)

Pins X1 and X2 should be connected to a 640 kHz ceramic resonator. In standby mode, X1 goes low and X2 goes high.

V_{DD} (Power)

+5-V power supply.

V_{PP} (PROM Power)

+12.5-V high-voltage application pin for programming and verifying data to PROM.

GND (Ground)

Ground.

NC (No Connection)

These pins are not connected.

OPERATION

The μPD775x can operate with a V_{DD} supply voltage in the 2.7- to 5.5-V range. An external 640-kHz ceramic resonator connected to pins X1 and X2 drives the internal clock oscillator. Initialization is performed by holding the \overline{RESET} pin low for at least 12 oscillator clock cycles.


When the μPD775x has been idle (that is, when \overline{CS} , \overline{ST} , or \overline{RESET} have not been asserted) for more than 3 seconds, the μPD775x goes to a standby mode. It will automatically release from standby mode when \overline{CS} and \overline{ST} are asserted again or when \overline{RESET} is asserted.

A μPD775x can store 256 different messages and up to 4 (μPD7755), 12 (μPD7756), 24 (μPD7757), or 48 (μPD7758) seconds of speech. The message selection at pins $I_0 - I_7$ is latched at the rising edge of \overline{ST} when \overline{CS} is asserted. \overline{BUSY} goes low until the selected audio speech output is completed. While \overline{BUSY} is low, a new \overline{ST} will not be accepted.

The internal D/A converter has 9-bit resolution and unipolar current output. Current can be controlled by the voltage applied at the REF pin.

4b

μPD775x Block Diagram



49NR-496B

ELECTRICAL SPECIFICATIONS

This section describes the electrical specifications for the μPD775x family of processors. The μPD77P56 electrical specifications in PROM operation mode are described in the later PROM electrical specifications section.

Capacitance

T_A = 25°C

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input capacitance	C _I			10	pF	f _c = 1 MHz
Output capacitance	C _O			20	pF	

Absolute Maximum Ratings

T_A = 25°C

Supply voltage, V _{DD}	-0.3 to +7.0 V
Input voltage, V _I	-0.3 to V _{DD} + 0.3 V
Output voltage, V _O	-0.3 to V _{DD} + 0.3 V
PROM power voltage, V _{PP}	-0.3 to +13.5 V
PROM output current, I _O (AVO pin only)	50 mA
Operating temperature, T _{OPT}	
7755/56/57/58	-10 to +70°C
77P56	-40 to +85°C
Storage temperature, T _{STG}	
7755/56/57/58	-40 to +125°C
77P56	-65 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Operating temperature	t _{OPT}					Ambient temperature
7755/56/57/58		-10		+70	°C	
77P56		-40		+85	°C	
Power voltage	V _{DD}	2.7		5.5	V	Operation
		5.75		6.25	V	PROM Programming
PROM programming voltage	V _{PP}	2.7		5.5	V	Operation
		12.2		12.8	V	PROM programming
RESET pulse width	t _{RST}	18.5			μs	
ST set-up time	t _{RS}	12.5			μs	From RESET †
ST pulse width	t _{CC1}	2			μs	V _{DD} = 2.7 to 5.5 V
	t _{CC2}	350			ns	V _{DD} = 4.5 to 5.5 V
Data set time	t _{DW1}	2			μs	V _{DD} = 2.7 to 5.5 V
	t _{DW2}	350			ns	V _{DD} = 4.5 to 5.5 V
Data hold time	t _{WD}	0			ns	
CS set-up time	t _{CS}	0			ns	
CS hold time	t _{SC}	0			ns	
CLK frequency	f _{OSC}	630	640	650	kHz	

Note: Voltage at AC timing measuring point: V_{IL} = V_{OL} = 0.3 V_{DD} and V_{IH} = V_{OH} = 0.7 V_{DD}

DC Characteristics

T_A = -10 to +70°C; T_A = -40 to +85°C (μPD77P56); V_{DD} = 2.7 to 5.5 V; f_{OSC} = 640 kHz

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input voltage high	V _{IH}	0.7 V _{DD}		V _{DD}	V	Applies to I ₀ -I ₇ , ST, CS, RESET
Input voltage low	V _{IL}	0		0.3 V _{DD}	V	Applies to I ₀ -I ₇ , ST, CS, RESET
Output voltage high	V _{OH}	V _{DD} - 0.5		V _{DD}	V	Applies to BUSY, I _{OH} = -100 μA
Output voltage low	V _{OL1}			0.4	V	Applies to BUSY, V _{DD} = 5 V ±10%, I _{OL} = 1.6 mA
	V _{OL2}	0		0.5	V	Applies to BUSY, I _{OL} = -200 μA

DC Characteristics (cont)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input leakage current	I_{LI}			3	μA	Applies to I_0 , I_7 , \overline{ST} , REF, \overline{CS} ; $V_I = 0$ to V_{DD}
Output leakage current	I_{LO}			3	μA	Applies to \overline{BUSY} ; $V_O = 0$ to V_{DD} in standby mode
Supply current	I_{DD1}		0.8	2	mA	$V_{DD} = 2.7$ to 5.5 V
	I_{DD2}		1	20	μA	$V_{DD} = 2.7$ to 5.5 V in standby mode
	I_{DD3}		250	600	μA	$V_{DD} = 2.7$ to 3.3 V
	I_{DD4}		1	10	μA	$V_{DD} = 2.7$ to 3.3 V in standby mode
	I_{PP}		1	20	μA	$V_{PP} = V_{DD}$
Reference input high current area (figure 1)	I_{REF1}	140	250	440	μA	$V_{DD} = 2.7$ V, $R_{REF} = 0$ Ω
	I_{REF2}	500	760	1200	μA	$V_{DD} = 5.5$ V, $R_{REF} = 0$ Ω
Reference input low current area (figure 1)	I_{REF3}	21	30	39	μA	$V_{DD} = 2.7$ V, $R_{REF} = 50$ kΩ
	I_{REF4}	68	78	88	μA	$V_{DD} = 5.5$ V, $R_{REF} = 50$ kΩ
D/A converter output current (figure 1)	I_{AVO}	32	34	36	μA	$V_{DD} = 2.7$ to 5.5 V, $V_{AVO} = 2.0$ V, D/A input = 1FFH
D/A converter output leakage current	I_{LA}			±5	μA	$V_{AVO} = 0$ to V_{DD} in standby mode

4b

AC Characteristics

$T_A = -10$ to $+70^\circ\text{C}$; $T_A = -40$ to $+85^\circ\text{C}$ (μPD77P56); $V_{DD} = 2.7$ to 5.5 V; $f_{OSC} = 640$ kHz

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
BUSY output time (from \overline{ST} and/or \overline{CS})	t_{SBO}		6.25	10	μs	Operation mode
	t_{SBS}		4	80	ms	Standby mode, including oscillation start time
BUSY set time	t_{SB}		6.25	10	μs	Standby mode
Speech output start time	t_{SSO}		2.1	2.2	ms	Operation mode (from BUSY)
	t_{SSS}		2.1	2.2	ms	Standby mode
D/A converter set-up time	t_{DA}		46.5	47	ms	Entering/releasing standby mode
BUSY delay time	t_{BD}			15	μs	From end of speech output
BUSY output stop time	t_{RB}			9.5	μs	For RESET ↓
Standby transition time	t_{STB}		2.9	3	s	From end of speech output

Figure 1. Measuring Diagram for I_{REF} and I_{AVO}






Figure 2. External Oscillator




Timing Waveforms


AC Waveform Measurement Points




Standby Mode




Reset Mode



Operating Mode (\overline{ST} Input Pulse Mode)



Operating Mode (\overline{ST} Input Hold Low Mode)



USING ONE-TIME PROGRAMMABLE ROM

The μPD77P56 speech processor features a 256K-bit one-time programmable (OTP) ROM. This section describes the PROM initialization procedure, the PROM operation modes, the PROM programming procedure, and the data readout verification procedure.

Initialization

Before programming the PROM, the PROM address 0 clear mode must be set to prevent erroneous programming: set the MD₀ - MD₃ pins to high, low, high, low, respectively. The PROM address 0 clear specifications are also shown in the PROM Operation Modes table.

Permanent data used for the LSI is stored in the system area of the memory from 0001H to 0004H. This data is 5AH, A5H, 69H, and 55H. Blank check the memory at 0000H and from 0005H to the end address. Program the memory from 0000H to the end address.

PROM Operation Modes

To enter the PROM operation modes, connect +6 V to V_{DD} and +12.5 V to V_{PP} and set the \overline{ST} pin to low level. Also set AVO and X₂ pins open and X₁ to low level. There are four PROM operation modes. The PROM Operation Modes table identifies and describes these four modes.

4b

PROM Operation Modes

Operation Mode	Description	Operation Mode Specifications			
		MD ₀	MD ₁	MD ₂	MD ₃
PROM address 0 clear	This mode sets the PROM address to 0, even if set while switching between modes. Setting this mode out of sequence may result in erroneous changes to data.	High	Low	High	Low
Program mode	This mode programs speech data to PROM with data on D ₀ - D ₇ .	Low	High	High	High
Verify mode	This mode checks the speech data stored in PROM. The data can be verified by reading D ₀ - D ₇ .	Low	Low	High	High
Inhibit mode	This precautionary mode can be used while switching between modes. This mode can be passed through to avoid an accidental setting of the program address 0 clear mode.	High	High or Low	High	High

PROM Programming Procedure

This procedure describes how to program the PROM. Data can be programmed into PROM at two timing speeds, low or high. The procedure for both speeds is the same, except that at low speed data is programmed for 1 millisecond and at high speed data is programmed for 250 microseconds. The PROM timing waveforms section has diagrams that illustrate low- and high-speed timing. See figure 3 for a flow-chart diagram of the PROM programming procedure. The procedure is as follows:

- (1) Set \overline{ST} pin to low level, AVO and X2 pins to open, and X1 to low level.
- (2) Apply +5 V to V_{DD} and to V_{PP} .
- (3) Wait 10 μ s.
- (4) Set PROM address 0 clear mode.
- (5) Apply +6 V to V_{DD} and +12.5 V to V_{PP} .
- (6) Set program inhibit mode.
- (7) Program data in 1 ms (low speed) or 250 μ s (high speed) of program mode.
- (8) Set inhibit mode.
- (9) Set verify mode: If data has been programmed, go to step 10, if data has not been programmed, repeat steps 7 to 9.
- (10) For low-speed, additional programming: X x 1 ms, where X is equal to the number of times data has been programmed in steps 7 to 9.
- (11) Set inhibit mode.
- (12) Increment an address by applying a pulse to X1 pin four times.
- (13) Repeat steps 7 to 9 up to the final address.
- (14) Set PROM address 0 clear mode.
- (15) Change voltages V_{DD} and V_{PP} to +5 V.
- (16) Turn the power off.

Notes:

- (1) Avoid setting the PROM address 0 clear mode when moving to another mode.
- (2) This high-speed programming procedure is different from that of μ PD27C256A.


PROM Data Readout Procedure

The programmed processor can read out data from the PROM. The PROM timing waveforms section has a diagram that illustrates the data readout timing. To verify the data, use the following procedure:

- (1) Set \overline{ST} pin to low level, AVO and X2 pins to open, and X1 to low level.
- (2) Apply +5 V to V_{DD} and to V_{PP} .
- (3) Wait 10 μ s.
- (4) Set PROM address 0 clear mode.
- (5) Apply +6 V to V_{DD} and +12.5 V to V_{PP} .
- (6) Set inhibit mode.
- (7) Set verify mode: Read data for one address on $D_0 - D_7$; then apply four clock pulses to the X1 pin. Repeat for each address up to the end address.
- (8) Set inhibit mode.
- (9) Set PROM address 0 clear mode.
- (10) Change voltages V_{DD} and V_{PP} to +5 V.
- (11) Turn the power off.

Note: Avoid setting the PROM address 0 clear mode when moving to another mode.

Figure 3. PROM Programming Flow Chart



4b

PROM ELECTRICAL SPECIFICATIONS

This section lists the electrical specifications of the μ PD77P56 while in PROM operation modes.

DC Characteristics

$T_A = 25 \pm 5^\circ\text{C}$; $V_{DD} = 6 \pm 0.25\text{ V}$; $V_{PP} = 12.5 \pm 0.3\text{ V}$

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input voltage high	V_{IH1}	4.2		6	V	$D_0 - D_7, MD_0, MD_1, MD_3, \overline{ST}, X1$
	V_{IH2}	2.5		6	V	MD_2
Input voltage low	V_{IL1}	0		1.8	V	$D_0 - D_7, MD_0, MD_1, MD_3, \overline{ST}, X1$
	V_{IL2}	0		0.5	V	MD_2
Output voltage high	V_{OH}	5.5			V	$D_0 - D_7, I_{OH} = -1\text{ mA}$
Output voltage low	V_{OL}			0.5	V	$D_0 - D_7, I_{OL} = +1\text{ mA}$
Input leakage current	I_{L1}			3	μA	$D_0 - D_7, MD_0, MD_1, MD_3, \overline{ST}, V_{IN} = 0\text{ to }V_{DD}$
Clock input current	I_{IH1}	3		20	μA	$X1, V_{IN} = V_{DD}$
	I_{IL1}	3		20	μA	$X1, V_{IN} = 0\text{ V}$
MD_2 input current	I_{IH2}	0.5		1.4	mA	$MD_2, V_{IN} = V_{DD}$
		0.12		0.4	mA	$MD_2, V_{IN} = 2.5\text{ V}$
	I_{IL2}			3	μA	$MD_2, V_{IN} = 0\text{ V}$
Supply current	I_{DD}			2	mA	
	I_{PP}			10	mA	

AC Characteristics

$T_A = 25 \pm 5^\circ\text{C}$; $V_{DD} = 6 \pm 0.25\text{ V}$; $V_{PP} = 12.5 \pm 0.3\text{ V}$


Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Address setup time (for $MD_0 \downarrow$)	t_{AS}	2			μs	
MD_1 setup time (for $MD_0 \downarrow$)	t_{M1S}	2			μs	
Data setup time (for $MD_0 \downarrow$)	t_{DS}	2			μs	
Address hold time (for $MD_0 \uparrow$)	t_{AH}	2			μs	
Data hold time (for $MD_0 \uparrow$)	t_{DH}	2			μs	
$MD_0 \uparrow$ to data output float delay time	t_{DF}	0		130	ns	
V_{PP} setup time (for $MD_3 \uparrow$)	t_{VPS}	2			μs	
V_{DD} setup time (for $MD_3 \uparrow$)	t_{VDS}	2			μs	
Initial program pulse width	t_{PW}	0.9	1	1.1	ms	Low-speed programming
		240	250	260	μs	High-speed programming
MD_0 setup time (for $MD_1 \uparrow$)	t_{MOS}	2			μs	
$MD_0 \downarrow$ to data output delay time	t_{DV}			1	μs	$MD_0 = MD_1 = V_{IL}$
MD_1 hold time (for $MD_0 \uparrow$)	t_{M1H}	2			μs	$t_{M1H} + t_{M1R} \geq 50\text{ }\mu\text{s}$
MD_1 recovery time (for $MD_0 \downarrow$)	t_{M1R}	2			μs	
Program counter reset time	t_{PCR}	10			μs	
$X1$ input high-and low-level widths	t_{XH}, t_{XL}	1			μs	
$X1$ input frequency	f_X			1	MHz	
Initial mode-setting time	t_i	2			μs	

AC Characteristics (cont)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
MD ₃ setup time (for MD ₁ ↑)	t _{M3S}	2			μs	
MD ₃ hold time (for MD ₁ ↓)	t _{M3H}	2			μs	
MD ₃ setup time (for MD ₀ ↓)	t _{M3SR}	2			μs	Program memory readout
Address to data output delay time	t _{DAD}	2			μs	
Address to data output hold time	t _{HAD}	0		130	ns	
MD ₃ hold time (for MD ₀ ↑)	t _{M3HR}	2			μs	
MD ₃ ↓ to data output float delay time	t _{DFR}	2			μs	
MD ₀ hold time (for MD ₂ ↑)	t _{M0HS}	2			μs	
MD ₂ ↑ to data output delay time	t _{DDS}	2			μs	
MD ₂ hold time (for MD ₀ ↓)	t _{M0SS}	2			μs	


PROM Timing Waveforms

Low-Speed Data Programming Timing



63FM-8028B


High-Speed Data Programming Timing



4b

83FM-8029B

Data Readout Timing



83FM-8030B

Description

The μPD7759 is a speech processing LSI that, with an external ROM, utilizes adaptive differential pulse-code modulation (ADPCM) to produce high-quality, natural-sounding speech. By combining melody mode with the ADPCM method and pause compression, the device achieves a compressed bit rate that can reproduce sound effects and melodies in addition to speech sound.

The μPD7759 can directly address up to 1M bits of external data ROM, or the host CPU can control the speech data transfer. The μPD7759 is also suitable for applications requiring small production quantities or long messages, and for emulating the μPD7755/56/P56/57/P57/58.

Features


- High-quality speech reproduction using ADPCM
- Low bit-rates (10 to 32 kb/s) realized by combined use of ADPCM and pause compression
- Bit rates to less than 1 kb/s for sound effects, melodies, and tones (DTMF) using melody mode
- Sampling frequency: 5, 6, or 8 kHz
- D/A converter with 9-bit resolution; unipolar current waveform output
- Up to 1M bits addressing for external data ROM
- Reproduction time: 50 seconds typical (for 6 kHz sampling)
- Standby function
- Circuit to eliminate popcorn noise when entering or releasing standby mode
- Control signal interface; general purpose 4- or 8-bit CPU
- Wide operating voltage range: 2.7 to 5.5 V
- CMOS technology
- 40-pin plastic DIP; 52-pin plastic QFP package

Ordering Information


Part Number	Package
μPD7759C	40-pin plastic DIP
μPD7759GC	52-pin plastic QFP

Pin Configurations

40-Pin Plastic DIP



52-Pin Plastic QFP



Pin Identification

Symbol	Name
A ₀ - A ₈	Lower 9 bits of address output for speech data
$\overline{\text{AEN}}/\overline{\text{WR}}$	Address valid output/Write strobe input for speech data
ALE	High address latch enable output
ASD ₀ - ASD ₇	Higher 8 bits of address output/Speech data input (multiplexed)
AVO	Analog voice output
$\overline{\text{BUSY}}$	Busy output
$\overline{\text{CS}}$	Chip select input
$\overline{\text{DRQ}}$	Data request output
I ₀ - I ₇	Message select code input
$\overline{\text{MD}}$	Mode select input (stand alone/slave)
REF	D/A converter reference current input
$\overline{\text{RESET}}$	Reset input
SAA	Directory data output address valid
$\overline{\text{ST}}$	Start input
X1, X2	Ceramic resonator clock terminals
V _{DD}	+5-volt power supply
GND	Ground
NC	No connection

PIN FUNCTIONS**A₀ - A₈ (Address Bus)**

These are output lines for the lower 9 bits of the address bus. They are ineffective in the slave mode.

 $\overline{\text{AEN}}/\overline{\text{WR}}$ (Address Enable Output/Write Signal Input)

$\overline{\text{AEN}}$ is high when the address signal is valid in stand-alone mode. $\overline{\text{WR}}$ is the write input signal for speech data in slave mode.

ALE (Address Latch Enable)

This signal defines the higher address bit timing latched externally. It is ineffective in the slave mode.

ASD₀ - ASD₇ (Address/Speech Data)

ASD₀ - ASD₇ are the output lines for the higher 8 bits of the address signal and the input lines for speech data in stand-alone mode. In slave mode, these are input lines for speech data.

AVO (Analog Voice Output)

AVO outputs speech from the D/A converter. This is a unipolar sink-load current. No current flows in standby mode.

 $\overline{\text{BUSY}}$ (Busy)

$\overline{\text{BUSY}}$ outputs the status of the μPD7759. It goes low during speech decode and output operations. When $\overline{\text{ST}}$ is received, $\overline{\text{BUSY}}$ goes low. While $\overline{\text{BUSY}}$ is low, another $\overline{\text{ST}}$ will not be accepted. In standby mode, $\overline{\text{BUSY}}$ becomes high impedance. This is an active low output.

 $\overline{\text{CS}}$ (Chip Select)

When the $\overline{\text{CS}}$ input goes low, $\overline{\text{ST}}$ is enabled. In stand-alone mode and $\overline{\text{WR}}$ is enabled in slave mode.

 $\overline{\text{DRQ}}$ (Data Request)

This is the data request output signal for slave mode.

I₀ - I₇ (Message Select Code)

I₀ - I₇ input the message number of the message to be reproduced. The inputs are latched at the rising edge of the $\overline{\text{ST}}$ input. Unused pins should be grounded. In standby mode, these pins should be set high or low. If they are biased at or near typical CMOS switch input, they will drain excess current.

 $\overline{\text{MD}}$ (Mode Select Input)

$\overline{\text{MD}}$ is low to specify slave mode operation. Transition between two operation modes is not accepted during speech output or in the stand-alone mode.

REF (D/A Converter Reference Current)

REF inputs the sink-load current that controls the D/A converter output. REF should be connected to V_{DD} via a resistor. In standby mode, REF becomes high impedance.

 $\overline{\text{RESET}}$ (Reset)

The $\overline{\text{RESET}}$ input initialized the chip. Use $\overline{\text{RESET}}$ following power-up to abort speech reproduction or to release standby mode. $\overline{\text{RESET}}$ must remain low at least 12 oscillator clocks. At power-up or when recovering from standby mode, $\overline{\text{RESET}}$ must remain low at least 12 more clocks after clock oscillation stabilizes.

SAA (Start Address)

SAA indicates that the start address of a message stored in the directory of the data memory is being read out. It is ineffective in the slave mode.

ST (Start)

Setting the \overline{ST} input low while \overline{CS} is low will start speech reproduction of the message in the speech ROM locations addressed by the contents of $I_0 - I_7$. If the device is in standby mode, standby mode will be released.

X1, X2 (Clock)

Pins X1 and X2 should be connected to a 640-kHz ceramic resonator. In standby mode, X1 goes low and X2 goes high.

V_{DD} (Power)

+ 5-V power supply.


GND (Ground)

Ground.

NC (No Connection)

These pins are not connected.

Block Diagram



4c

OPERATION

The clock pins should be connected to a ceramic resonator at 640 kHz.

The \overline{RESET} input pin is used to initialize the device. To reset, assert the pin for a minimum of 12 oscillator clock cycles.

The μPD7759 can operate with a wide range of supply voltages: 2.7 to 5.5 V. It also has a standby function; it goes to a standby mode when it has been idle (that is, when \overline{CS} , \overline{ST} , or \overline{RESET} have not been asserted) for more than 3 seconds. The device will automatically release from standby mode when \overline{CS} and \overline{ST} are asserted again, or when \overline{RESET} is asserted.

The μPD7759 has a very simple message selection interface with 1 Mbit of external ROM and can store a maximum of 256 different messages and up to 50 seconds of speech. The message is selected by using input pins $I_0 - I_7$. The selection is latched at the rising edge of \overline{ST} when \overline{CS} is asserted. When \overline{ST} is asserted, \overline{BUSY} will go low until the selected audio speech output is completed. While \overline{BUSY} is low, a new \overline{ST} will not be accepted.

The μPD7759 has an internal D/A converter—a unipolar, current-output type with 9-bit resolution. The converter output current can be controlled by the voltage applied at the REF pin.

ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$

Supply voltage, V_{DD}	-0.3 to +7.0 V
Input voltage, V_I	-0.3 to $V_{DD} + 0.3$ V
Output voltage, V_O	-0.3 to $V_{DD} + 0.3$ V
Operating temperature, T_{OPT}	-10 to +70°C
Storage temperature, T_{STG}	-40 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

DC Characteristics

$T_A = -10$ to +70°C; $V_{DD} = 2.7$ to 5.5 V; $f_{OSC} = 640$ kHz

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input voltage, high	V_{IH1}	0.7 V_{DD}		V_{DD}	V	Common to I_0 - I_7 , \overline{ST} , \overline{CS} , \overline{RESET} , \overline{MD} , \overline{WR}
	V_{IH2}	2.2		V_{DD}	V	Common to ASD_0 - ASD_7 ; $V_{DD} = 5$ V ±10%
Input voltage, low	V_{IL}	0		0.3 V_{DD}	V	Common to I_0 - I_7 , \overline{ST} , \overline{CS} , \overline{RESET} , \overline{MD} , \overline{WR}
	V_{IL2}	0		0.8	V	Common to ASD_0 - ASD_7 ; $V_{DD} = 5$ V ±10%
Output voltage, high	V_{OH}	$V_{DD} - 0.5$		V_{DD}	V	$I_{OH} = -100$ μA
Output voltage, low	V_{OL}	0		0.4	V	$I_{OL} = -1.6$ mA; $V_{DD} = 5$ V ±10%
Input leakage current	I_{LI}			3	μA	Common to I_0 - I_7 , \overline{ST} , \overline{WR} , \overline{CS} , \overline{MD} , ASD_0 - ASD_7
Output leakage current	I_{LO}			3	μA	\overline{BUSY} , A_0 - A_8
	I_{DD1}			10	mA	$V_{DD} = 5$ V
	I_{DD2}			20	μA	$V_{DD} = 5$ V in standby mode
	I_{DD3}			1	μA	$V_{DD} = 2.7$ to 3.5 V
Supply current	I_{DD4}			10	μA	$V_{DD} = 2.7$ to 3.5 V in standby mode
	I_{REF1}	140	250	440	μA	$V_{DD} = 2.7$ V, $R_{REF} = 0$ Ω
Reference input high current area (figure 1)	I_{REF2}	500	760	1200	μA	$V_{DD} = 5.5$ V, $R_{REF} = 0$ Ω
	I_{REF3}	21	30	39	μA	$V_{DD} = 2.7$ V, $R_{REF} = 50$ kΩ
Reference input low current area (figure 1)	I_{REF4}	68	78	88	μA	$V_{DD} = 5.5$ V, $R_{REF} = 50$ kΩ
	D/A converter output current (figure 1)	I_{AVO}	32	34	36	I_{REF}
D/A converter output leakage current	I_{LA}			±5	μA	Standby mode; $V_{AVO} = 0$ to V_{DD}

Capacitance

$T_A = 25^\circ\text{C}$

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input capacitance	C_I			10	pF	$f_c = 1$ MHz
Output capacitance	C_O			20	pF	

Figure 1. Measuring Diagram for IREF and IAVO





Figure 2. External Oscillator



4c

AC Characteristics

T_A = -10 to +70°C; V_{DD} = 2.7 to 5.5 V; f_{OSC} = 640 kHz

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Timing for All Modes						
CS setup time	t _{CS}	0			ns	When $\overline{ST} \downarrow$
CS hold time	t _{SC}	0			ns	After $\overline{ST} \uparrow$
ST pulse width	t _{CC1}	350			ns	V _{DD} = 5 V ±10%
	t _{CC2}	5			μs	V _{DD} = 2.7 to 5.5 V
Message code setup time	t _{DW1}	350			ns	V _{DD} = 5 V ±10%
	t _{DW2}	5			μs	V _{DD} = 2.7 to 5.5 V
Message code hold time	t _{WD}	0			μs	After $\overline{ST} \uparrow$
Switching Characteristics for All Modes						
BUSY rise time	t _{R1}			800	ns	C _L = 150 pF; V _{DD} = 5 V ±10%
	t _{R2}			2	μs	C _L = 150 pF; V _{DD} = 2.7 to 5.5 V ±10%
BUSY fall time	t _{F1}			800	ns	C _L = 150 pF; V _{DD} = 5 V ±10%
	t _{F2}			2	μs	C _L = 150 pF; V _{DD} = 2.7 to 5.5 V ±10%
Timing for Standalone Mode						
RESET pulse width	t _{RST}	18.5			μs	
CS setup time	t _{CS}	0			ns	When $\overline{ST} \downarrow$
CS hold time	t _{SC}	0			ns	After $\overline{ST} \uparrow$
ST pulse width	t _{CC1}	2			μs	V _{DD} = 2.7 to 5.5 V
	t _{CC2}	350			ns	V _{DD} = 4.5 to 5.5 V
Message code setup time	t _{DW1}	2			μs	V _{DD} = 2.7 to 5.5 V
	t _{DW2}	350			ns	V _{DD} = 4.5 to 5.5 V
Message code hold time	t _{WD}	0			ns	After $\overline{ST} \uparrow$
Speech data setup time	t _{RD}	8			μs	When $\overline{DRQ} \downarrow$
Speech data hold time	t _{RDH}	1.25			μs	After $\overline{DRQ} \uparrow$
ST setup time	t _{RS}	12.5			μs	After $\overline{RESET} \uparrow$
BUSY hold time	t _{RB}			9.5	μs	After $\overline{RESET} \downarrow$
Switching Characteristics for Standalone Mode						
BUSY output delay	t _{SBO}		6.25	10	μs	Operation mode after $\overline{ST} \downarrow$
Speech output delay	t _{SSO}		2.1	2.2	ms	Operation mode after BUSY ↓
BUSY hold time	t _{BD}			15	μs	After speech reproduction
ALE pulse width	t _{LL}		3.13		μs	
Higher address setup time	t _{AL}		3.13		μs	When ALE ↓
	t _{AE}		0		μs	When $\overline{AEN} \uparrow$
	t _{LA}		3.13		μs	After ALE ↓
	t _{EA}		0		μs	After $\overline{AEN} \uparrow$
AEN pulse width	t _{AEN}		14.1		μs	
DRQ output time	t _{LC}		3.13		μs	After ALE ↓
Pulse width timing	t _{AC}		6.25		μs	
DRQ pulse duration	t _{DCC}		7.81		μs	
ROM read cycle time	t _{MRO}		37.5		μs	

AC Characteristics (cont)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Timing for Slave Mode						
MD input timing	t_{RM}	6.2			μs	After \overline{RESET} ↑
	t_{BM}	0			ns	After \overline{BUSY} ↑
	t_{MD}	6.2			μs	After \overline{MD} ↑
Speech data setup time	t_{DW}	350			ns	When \overline{WR} ↑; $V_{DD} = 5\text{ V} \pm 10\%$
Speech data hold time	t_{DW}	0			ns	When \overline{WR} ↑; $V_{DD} = 5\text{ V} \pm 10\%$
Data write time	t_{WR}			31.7	μs	After \overline{DRQ} ↓
\overline{WR} pulse width	t_{CC}	350			ns	$V_{DD} = 5\text{ V} \pm 10\%$
\overline{CS} setup time	t_{CW}	0			ns	When \overline{WR} ↓
\overline{CS} hold time	t_{WC}	0			ns	After \overline{WR} ↑
\overline{MD} pulse width	t_{MD2}	6.2			ns	

Switching Characteristic for Slave Mode

\overline{BUSY} output delay	t_{SBO}			9.5	μs	After \overline{MD} ↓
\overline{DRQ} output delay	t_{MDR}	50		70	μs	After \overline{MD} ↓
Data request timing	t_{WRQ}			3	μs	After \overline{WR} ↓

Timing for Standby Mode

Pulse width standby escape signal (Note)	t_{AW}	350			ns	$V_{DD} = 5\text{ V} \pm 10\%$
--	----------	-----	--	--	----	--------------------------------


Switching Characteristics for Standby Mode

Operation mode hold time	t_{STB}		2.9	3	s	After speech reproduction
Activate/inactivate D/A converter time	t_{DA}		46.5	47	ms	
\overline{BUSY} ↓	t_{SB}		6.25	10	μs	After L ↓ (Note)
Speech reproduction start time	t_{SSS}		2.1	2.2	ms	After t_{DA}
\overline{BUSY} output delay	t_{SBS}		4	80	ms	After L ↓ (Note)


Note: L = Signal to escape standby mode or \overline{ST} ↓ following \overline{CS} ↓ when operation is standalone mode or \overline{WR} ↓ following \overline{CS} ↓ when operation is slave mode

Timing Waveforms


Reset




Control Timing For Standalone Mode



Memory Access Timing for Standalone Mode




Control Timing for Slave Mode




4c

Data Transfer for Slave Mode



Timing for Standby Mode



Preliminary

Description

The μPD77501 is a high-quality speech record/playback LSI using adaptive differential pulse-code modulation (ADPCM). With its dual-tone multifrequency (DTMF) receiver to identify inputs from a telephone keypad, the μPD77501 is suitable for applications with telephone answering machines, voicemail systems, fax machines, and home automation equipment.

Received messages are recorded and played back in external DRAM. External ROM or SRAM can be used for outgoing messages or hold music.

Features


- On-chip circuits
 - DTMF receiver
 - Lowpass filter
 - Microphone amplifiers with variable/fixed gain
 - 10-bit A/D and D/A converters
 - ADPCM coder/decoder
 - DRAM refresh controller
- Selectable bit rate: 12, 18, or 24 kb/s; fixed 6-kHz sampling frequency.
- Messages: maximum 64 phrases (for each memory bank)
- Phrase recording: fixed or variable length
- Port control and bus control (selectable)
 - Port control suitable for 4-bit CPU
 - Bus control suitable for 8/16-bit CPU
- External DRAM (16M bits total max) for recording/playback of incoming messages; approximate time:
 - 24 kb/s: 11 min 30 sec
 - 18 kb/s: 15 min 30 sec
 - 12 kb/s: 23 min 18 sec
- External ROM/SRAM (1M bits total max) for recording/playback of outgoing messages and playback of fixed words; approximate time:
 - 24 kb/s: 44 sec
 - 18 kb/s: 1 min
 - 12 kb/s: 1 min 27 sec
- Recording enabled by sound trigger to save memory
- 80-pin plastic QFP
- Single +5-volt power supply

Ordering Information

Part Number	Package
μPD77501GC-3B9	80-pin plastic QFP

Pin Configuration

80-Pin Plastic QFP



83RD-7852B

PIN FUNCTIONS

Tables 1, 2, and 3 describe the functions of pins on the 80-pin plastic QFP package of the μPD77501. Pins are listed in alphabetical order by symbol with power pins at the end of table 1.

Table 1. Pin Functions in Bus Control and Port Control Modes

Symbol	Pin No.	I/O	Function
A ₀ -A ₁₆	66-80, 2-3	Out	Memory address
A _{IN}	28	In	A/D converter input. The analog signal to be recorded is input to the A/D converter. To use the on-chip microphone amplifier, connect MOUT to A _{IN} .
A _{OUT}	30	Out	D/A converter output. The decoded voice signal is output from the D/A converter.
BC/ \overline{PC}	43	In	* Specifies control mode according to interface with host CPU: 0 = Port control 1 = Bus control
BUSY	36	Out	Indicates execution of a recording/playback: 0 = Standby 1 = Recording/playback
\overline{CAS}	14	Out	Column address strobe signal to DRAM
\overline{CDBUSY}	35	Out	Command processor status: 0 = Command in processing 1 = Standby
\overline{CE}	18	Out	Chip enable signal to SRAM or ROM
D ₀ -D ₇	4-11	I/O	Memory data input or output; three-state circuits
DET	37	Out	DTMF receiver status: 0 = Standby 1 = Receiving DTMF signal
DM	46	In	* Specifies DTMF receiving mode depending on the instantaneous interrupting characteristics in DTMF receiving: 0 = PT short mode (30-ms pause time) 1 = PT long mode (40-ms pause time)
END	34	Out	Recording disable bit; checks for existing space for phrase in memory. 0 = Recording enable 1 = Recording disable
MEM	44	In	* Specifies DRAM size: 0 = 256K x 4 1 = 1M x 1

Table 1. Pin Functions in Bus Control and Port Control Modes (cont)

Symbol	Pin No.	I/O	Function
MIN1, MIN2	24, 26	In	Microphone amplifier input
MOUT1, MOUT2	25, 27	Out	Microphone amplifier output
Q ₀ -Q ₃	42, 40, 39, 38	Out	DTMF signal decoded to 4-bit hex data (0 thru F).
$\overline{RAS0}$, $\overline{RAS1}$	16, 15	Out	Row address strobe signals to DRAM
\overline{RST}	45	In	Reset signal for power-save mode.
\overline{WE}	17	Out	Write enable signal to DRAM and SRAM/ROM
\overline{WR}	54	In	Data write strobe signal
X1, X2	48, 47	In	Connections to external 18.432-MHz crystal
AV _{DD}	23	In	+5-V analog system power supply
AGND	22	-	Analog system ground
V _{REF}	21	Out	Analog reference voltage
V _{DD}	12, 50-51	In	+5-V digital system power supply
GND	13, 19, 31, 33, 61	-	Digital system ground
NC	1, 20, 29, 32, 41, 49, 60	-	No connection

* The High/Low input to pins BC/ \overline{PC} , DM, and MEM should be fixed when developing the system.

Table 2. Pin Functions in Bus Control Mode

Symbol	Pin No.	I/O	Function
CD ₀ -CD ₇	65-62, 59-56	I/O	8-bit data input/output; three-state circuits
\overline{CS}	52	In	Chip select
\overline{RD}	53	In	Data read strobe
REG	55	In	* Specifies register for data write/read 0 = DDR (DTMF data register) 1 = STR (Status register)

* Even in bus control mode, the contents of registers STR and DDR are being output from pins CDBUSY, BUSY, DET, Q₀-Q₃, and END.

Table 3. Pin Functions in Port Control Mode

Symbol	Pin No.	I/O	Function	
B ₀ , B ₁	55, 52	In	Recording bit rate:	
			B ₁ B ₀	Bit Rate
			00	24 kb/s
			01	18 kb/s
			10	12 kb/s
			11	Don't use
CD ₀ -CD ₇	65-62, 59-56	In	8-bit command	
MBNK	53	In	Memory bank:	
			0 = DRAM 1 = SRAM/ROM	

FUNCTIONAL OPERATION

Main Signal Flow


As shown on the block diagram, figure 1, the μPD77501 has an external interface with memory and a host CPU. The latter may be a microcomputer: 4-bit in port control mode, 8/16-bit in bus control mode.

Record Mode. The analog signal entering at pin A_{IN} is band limited by lowpass filter LPF, converted to 10-bit PCM by the A/D converter, and encoded to 4-, 3-, or 2-bit ADPCM codes. From the control circuit, the ADPCM signal goes through the memory interface to external memory via pins D₀-D₇.

Playback Mode. Entering on pins D₀-D₇, ADPCM data from external memory is decoded to 10-bit PCM and then converted to an analog signal. The lowpass filter smooths the waveform.

DTMF Receiver. Active during both record and playback modes, the DTMF receiver decodes dual signaling tones into a corresponding 4-bit hex code, which is output via the host CPU interface on pins Q₀-Q₃. The presence of a DTMF receiving signal is indicated by a 1 output on pin DET.

Figure 1. μPD77501 Block Diagram




83RD-7851B

Interface

Host CPU. The two control modes of the μPD77501 are selectable at the BC/PC pin to interface the host CPU device. The port control mode is appropriate for a 4-bit single-chip microcomputer with an I/O port, and the bus control mode for an 8-bit microprocessor with an 8-bit data bus. See figure 2.


External Memory. The μPD77501 can connect to two types of memory: DRAM (16M bit max) and ROM/SRAM (1M bit max). It may access them independently via the bank switching for each memory. The connections are the same for port control and bus control modes. See figure 3.

Figure 2. Connections Between μPD77501 and a Microcomputer



4d

Figure 3. Connections Between μPD77501 and Memory Banks



83RD-7854B

Commands

The μPD77501 processes analog and digital signals in response to commands from the host CPU on pins CD₀-CD₇. The 10 commands (table 4) can be classified into four operating modes: initialization, recording, playback, and "other." All commands are effective in bus control and port control modes except the MSEL and BSEL commands, which are effective only in bus control mode.

Table 4. List of Commands


Symbol	Command	Function
PSEL	Phrase specify	Specifies the number of the phrase to be recorded or played back; maximum of 64 phrases per memory bank.
INI1	Memory initialization 1	Initializes the address table in memory. This command assigns an equal recording area to each phrase by writing the start and stop addresses in the address table. The number of equal divisions may be 1, 2, 4, 8, 16, 32, or 64 as selected by INI1.
INI2	Memory initialization 2	Allows a change to initialization of the recording area. Beginning with the start address of the phrase defined by the PSEL command, this command divides the remaining memory area equally into the number of areas selected by INI2.
MSEL	Memory bank	Specifies the memory bank: DRAM or SRAM/ROM. Effective only in bus control mode.
BSEL	Recording bit rate	Specifies the recording bit rate: 24, 18, or 12 kb/s. Effective only in bus control mode.
REC	Recording	Specifies the threshold of the sound trigger and starts recording the phrase specified by the PSEL command. When the recording area becomes full or the recording/playback stop command (STP) is input, this command terminates processing.

Symbol	Command	Function
PLY	Playback	Plays back the phrase specified by the PSEL command. When the recorded data finishes playing, or the recording/playback stop command (STP) is input, this command terminates the processing.
STP	Recording/playback stop	Terminates either recording or playback. If the command is issued when no recording/playback is being executed, it will be ignored.
PAUSE	Recording/playback pause	Initiates or releases a pause in the recording or playback. Only the PAUSE or STP command can be processed during the pause. If PAUSE is issued when no recording/playback is being executed, it will be ignored.
ERA	Phrase erase	Erases the phrase selected by the PSEL command.

Operating Modes

Figure 4 shows switching from the command wait mode to the three main operating modes: initialization, recording, and playback.

Figure 4. μPD77501 State Diagram




Memory Configuration

As shown in figure 5, the voice data memory managed by the μPD77501 comprises an address table and a data area for recording 64 phrases. The address table contains the start and stop addresses for each of the 64 phrases.

Since the stop address for one area becomes the start address for the next area, if the recording message length is shorter than the data area being initialized, the surplus is added to the area for the next phrase. Thus, phrases may be variable in length.

Fixed-length recording may be implemented by initializing the memory with twice as many areas as desired and recording every other odd area. This method may result in unused memory areas.

Figure 5. Memory Map Just After Initialization




4d

Application

Figure 6 is an application diagram of the μPD77501 in a telephone answering system.

Figure 6. Application of the μPD77501 With a Telephone Set



83FD-7857B

ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

$T_A = +25^\circ\text{C}$

Power supply voltage: V_{DD}, AV_{DD}	-0.3 to +7.0 V
Digital input voltage, V_{DI}	-0.3 to $V_{DD} + 0.3$ V
Analog input voltage, V_{AI}	-0.3 to $V_{DD} + 0.3$ V
Digital output voltage, V_{DO}	-0.3 to $V_{DD} + 0.3$ V
Operating temperature, T_{OPT}	-10 to +70°C
Storage temperature, T_{STG}	-65 to +150°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

DC Characteristics

$T_A = -10$ to $+70^\circ\text{C}$; $V_{DD} = 5\text{ V} \pm 10\%$

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Low-level output voltage	V_{OL}			0.45	V	$I_{OL} = 2.0\text{ mA}$
High-level output voltage	V_{OH}	0.7 V_{DD}			V	$I_{OH} = -400\ \mu\text{A}$
Low-level input leakage current	I_{LIL}			-10	μA	$V_{IN} = 0\text{ V}$
High-level input leakage current	I_{LIH}			10	μA	$V_{IN} = V_{DD}$
Low-level output leakage current	I_{LOL}			-10	μA	$V_{OUT} = 0.47\text{ V}$
High-level output leakage current	I_{LOH}			10	μA	$V_{OUT} = V_{DD}$
Supply current	I_{DD}		35	60	mA	
				6		$\overline{\text{RST}} = 0$

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{DD}	4.5	5.0	5.5	V
Low-level input voltage	V_{IL}	-0.3		+0.8	V
High-level input voltage	V_{IH}	2.2		$V_{DD} + 0.3$	V
Oscillator frequency	f_{CLK}		18.432		MHz

Capacitance

$T_A = -10$ to $+70^\circ\text{C}$, $V_{DD} = 0\text{ V}$

Parameter	Symbol	Typ	Max	Unit	Conditions
Input capacitance	C_{IN}	20		pF	$f_C = 1\text{ MHz}$; unmeasured pins returned to 0 V.
Output capacitance	C_{OUT}	20		pF	

AC Characteristics

$T_A = -10$ to $+70^\circ\text{C}$; $V_{DD} = 5\text{ V} \pm 10\%$

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Host Interface						
REG, $\overline{\text{CS}}$ setup time to $\overline{\text{RD}} \downarrow$	t_{SAR}	0			ns	At power-on
REG, $\overline{\text{CS}}$ hold time from $\overline{\text{RD}} \uparrow$	t_{HRA}	0			ns	
$\overline{\text{RD}}$ low-level width	t_{WRL}	200			ns	
Data delay time	t_{DRD}			200	ns	
Data float time	t_{FRD}			100	ns	
REG, $\overline{\text{CS}}$ setup time to $\overline{\text{WR}} \downarrow$	t_{SAW}	0			ns	
REG, $\overline{\text{CS}}$ hold time from $\overline{\text{WR}} \uparrow$	t_{HWA}	0			ns	
MBNK, B_0 , B_1 setup time to $\overline{\text{WR}} \downarrow$	t_{SMW}	0.4			ms	B_0 and B_1 should be applied only in recording.
MBNK, B_0 , B_1 hold time from $\overline{\text{WR}} \uparrow$	t_{HWM}	0			ns	
$\overline{\text{WR}}$ low-level width	t_{WWL}	200			ns	
Data setup time	t_{SDW}	100			ns	
Data hold time	t_{HWD}	50			ns	
$\overline{\text{WR}}$, $\overline{\text{RD}}$ recovery time	t_{RW}	100			ns	
$\overline{\text{RST}}$ low-level width	t_{WRSL}	330			ns	
$\overline{\text{RST}}$ high-level width	t_{WRSH}	100			ns	At power-on
BUSY delay time	t_{DWB}			1	ms	Excluding sound trigger
$\overline{\text{CDBUSY}}$ delay time	t_{DWC}			300	ns	
$\overline{\text{CDBUSY}}$ setup time to $\overline{\text{WR}} \downarrow$	t_{SCW}	0			ns	
$\overline{\text{RST}}$ setup time from $\overline{\text{CDBUSY}} \uparrow$	t_{SCR}	300			ns	
$\overline{\text{RST}}$ setup time from BUSY \downarrow	t_{SBR}	300			ns	
DRAM Interface						
Row address setup time	t_{SAR}	50	870		ns	
Row address hold time	t_{HRA}	50	870		ns	
$\overline{\text{RAS}}$ low-level width	t_{WRL}	400	4340		ns	
Column address setup time	t_{SAC}	50	870		ns	
Column address hold time	t_{HCA}	50	870		ns	
$\overline{\text{CAS}}$ low-level width	t_{WCL}	250	2600		ns	
$\overline{\text{WE}}$ setup time	t_{SWC}	50	870		ns	
$\overline{\text{WE}}$ low-level width	t_{WWL}	100	3470		ns	
Data output setup time	t_{SDOC}	50	540		ns	
Data output hold time	t_{HCDO}	50	2700		ns	
Data input setup time	t_{SDIC}	110			ns	
Data input hold time	$t_{\text{HC DI}}$	0			ns	
Data input access time	t_{ACDI}			100	ns	
Refresh $\overline{\text{CAS}}$ setup time	t_{RSCR}	200	1740		ns	
Refresh $\overline{\text{CAS}}$ low-level width	t_{RHRC}	200	2600		ns	
Refresh $\overline{\text{RAS}}$ low-level width	t_{RWRL}	200	2600		ns	
Refresh $\overline{\text{RAS}}$ cycle time	t_{RSR}	500			ns	

AC Characteristics (cont)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
SRAM Interface						
Address setup time	t _{SAC}	0	1740		ns	
Address- \overline{WE} reset time	t _{RAW}	200	5210		ns	
\overline{CE} low-level width	t _{WCL}	350	3470		ns	
Address hold time	t _{HCA}	100	1730		ns	
\overline{WE} low-level width	t _{WWL}	200	4340		ns	
Data output setup time	t _{SDOC}	200	3470		ns	
Data output hold time	t _{HCDO}	0	100		ns	
Data input access time	t _{ACDI}	0		200	ns	
Data input setup time	t _{SDIC}	110			ns	
Data input hold time	t _{HCDI}	0			ns	
DTMF Receiver						
† Frequency deviation, accept		±2.4			%	Low group
		±2.1			%	High group
† Frequency deviation, reject				±3.6	%	Low group
				±3.8	%	High group
Valid input signal level		-29		0	dBm	
Reject input signal level				-37	dBm	
Level difference of two frequencies				±6	dB	
Dial tone suppression (340 to 460 Hz)		40			dB	
Minimum signal duration	t _{RS}	26		40	ms	
Instantaneous cut absorption time	t _{BS}			10	ms	
Signal pause time	t _{PS}	30			ms	DM = 0
		40			ms	DM = 1
Decode value output delay time	t _{DSQ}		80		ms	
DET set delay time	t _{DSD}		80		ms	

† Receiving frequency, Hz
 Low group = 697, 770, 852, 941
 High group = 1209, 1336, 1477, 1633


4d

Analog Characteristics $T_A = +25^{\circ}\text{C}; V_{DD} = 5\text{ V}; f_1 = 1\text{ kHz}$

Parameter	Symbol	Pin Name	Min	Typ	Max	Unit	Conditions
Load Conditions							
Load capacitance	CL_{M1}	MOUT1			50	pF	
Load resistance	RL_{M1}		9			kΩ	
Load capacitance	CL_{M2}	MOUT2			50	pF	
Load resistance	RL_{M2}		9			kΩ	
Load capacitance	CL_{AO}	A _{OUT}			50	pF	
Load resistance	RL_{AO}		20			kΩ	
Microphone Amplifier 1							
Allowable input voltage range	V_{MI1}	MIN1		0.2		V p-p	Gain 20 dB; bias level = V_{REF}
Closed loop gain	A_{M1}	MIN1 to MOUT1		20		dB	Input 200 mV p-p; $f_1 = 100\text{ Hz to }3\text{ kHz}$
Total harmonic distortion	THD_{M1}	MIN1 to MOUT1		2		%	$V_{MO1} = 2\text{ V p-p}; f_1 = 100\text{ Hz to }3\text{ kHz}$
Input resistance	R_{MI1}	MIN1		20		kΩ	$f_1 = 0\text{ Hz}$
Output voltage range	V_{MO1}	MOUT1		2		V p-p	
Input bias current	I_{BM1}	MIN1		10		μA	
Input offset voltage	V_{IMO1}	MIN1		500		mV	
Output resistance	R_{MO1}	MOUT1		10		Ω	$f_1 = 0\text{ Hz}$
Microphone Amplifier 2							
Allowable input voltage range	V_{MI2}	MIN2		0.2		V p-p	Gain 20 dB; bias level = V_{REF}
Open loop gain	A_{M2}	MIN2 to MOUT2		80		dB	
Total harmonic distortion	THD_{M2}	MIN2 to MOUT2		2		%	$V_{MO2} = 2\text{ V p-p}; f_1 = 100\text{ Hz to }3\text{ kHz}$
Input resistance	R_{MI2}	MIN2		1		MΩ	$f_1 = 0\text{ Hz}$
Output range	V_{MO2}	MOUT2		2		V p-p	
Input bias current	I_{BM2}	MIN2		10		μA	
Input offset voltage	V_{IMO2}	MIN2		100		mV	
Output resistance	R_{MO2}	MOUT2		10		Ω	$f_1 = 0\text{ Hz}$
A/D Input							
Allowable input voltage range	V_{AI}	A _{IN}		2		V p-p	Midpoint = V_{REF}
Input resistance	R_{AI}	A _{IN}		1		MΩ	$f_1 = 0\text{ Hz}$
D/A Output							
Output voltage range	V_{AO}	A _{OUT}		2		V p-p	
Others							
A/D to D/A gain	A_{AA}	A _{IN} to A _{OUT}		0		dB	$f_1 = 100\text{ Hz to }3\text{ kHz}$
A/D to D/A total harmonic distortion	THD_{AA}	A _{IN} to A _{OUT}		2		%	$V_{AO} = 2\text{ V p-p}; f_1 = 100\text{ Hz to }3\text{ kHz}$
Reference output voltage	V_{REFO}	V_{REF}		2.5		V	
Reference output current	I_{REFO}	V_{REF}			10	μA	


Timing Waveforms

Host Interface




4d


Host Interface (cont)



DRAM Interface




SRAM Interface



4d

DTMF Receiver



Preliminary

Description

The μPD77522 is a single-chip coder and decoder (codec) for 32-kb/s adaptive differential pulse-code modulation (ADPCM). The ADPCM technique conforms to the 1988 CCITT Recommendation G.721.

The serial data input to the coder and serial data output from the decoder can directly interface a PCM codec. The μPD77522 is ideal for application to digital cordless telephone systems in which the data rate of the PCM signal must be reduced.

Features


- 32-kb/s ADPCM codec conforms to CCITT Recommendation G.721
 - Processes high-quality modem signals up to 4800 b/s
 - Recovers from an error in the telecommunication circuit
 - Free from sound quality degradation in multistage digital connections
- Built-in digital signal processor (DSP)
- Simultaneous coding and decoding
- Pin-selectable PCM format: μ-law, A-law, or 16-bit linear
- Selectable coder and decoder muting
- Direct interface with μ-law or A-law PCM codec
- Low operating power
 - 28 mA max at 5 V
 - 20 mA max at 2.7 V
- Power-down mode
 - 100 μA max at 5 V
 - 70 μA max at 2.7 V

Ordering Information

Part No.	Package
μPD77522GU	28-pin plastic SOP (450 mil)

Pin Configuration

28-Pin Plastic SOP (450 mil)



Pin Identification

Symbol	I/O	Function
CLK	In	System clock, 10 to 14 MHz
FSEL0	In	Format select 0
FSEL1	In	Format select 1
MUTE \overline{C}	In	Coder mute control
MUTE \overline{D}	In	Decoder mute control
PDN	In	Power-down control
RCLKC	In	PCM data clock to coder
RCLKD	In	ADPCM data clock to decoder
RST \overline{C}	In	Coder reset
RST \overline{D}	In	Decoder reset
RSYNCC	In	Frame sync for coder PCM input
RSYNCD	In	Frame sync for decoder ADPCM input
SIC	In	PCM serial data input to coder
SID	In	ADPCM serial data input to decoder
SOC	Out	ADPCM serial data output from coder
SOD	Out	PCM serial data output from decoder
TEST0	In	Factory test; connect to ground for normal use
TEST1-TEST4	I/O	Factory test; connect to ground for normal use

Pin Identification (cont)


Symbol	I/O	Function
TSEL	In	Data input/output timing select
XCLKC	In	Transmit (output) data clock to coder
XCLKD	In	Transmit (output) data clock to decoder
XSYNCC	In	Frame sync for coder ADPCM output
XSYNCD	In	Frame sync for decoder PCM output
V _{DD}	In	+5-volt dc power
GND	In	Signal and power ground

FUNCTIONAL OPERATION

The block diagram shows serial data signal flow through the μPD77522, PCM-to-ADPCM on the coder side and ADPCM-to-PCM on the decoder side. Note that signal names are suffixed with C or D to denote the coder or decoder side, respectively.


Figure 1 shows the equivalent circuits at input and output pins.

Block Diagram



83RD-8109B

Figure 1. Input and Output Circuits



Data Signal Interface

PCM and ADPCM data signals are input or output serially (MSB first) in synchronization with the frame sync and data clock signals listed in table 1. Frame sync is 8 kHz and the data clock is in the 64 kHz to 2.048 MHz range.

Table 1. PCM and ADPCM Interfaces

Interface	Frame Sync	Data Clock	Data
PCM input to coder	RSYNCC	RCLKC	SIC
ADPCM output from coder	XSYNCC	XCLKC	SOC
ADPCM input to decoder	RSYNCD	RCLKD	SID
PCM output from decoder	XSYNCD	XCLKD	SOD

Data Signal Timing

The first data bit of a frame may begin with the rising or falling edge of frame sync depending on the type of PCM codec the μPD77522 interfaces. The selection is made by connecting the TSEL pin to +5V (1) or ground (0) as shown in figure 4.

4e

Power-Up

Following the application of power, the μPD77522 enters the standby state within 250 μs after system clock (CLK) input. In this state, PCM or ADPCM signals may be input. See figure 2.

Low inputs at $\overline{\text{RSTC}}$ and $\overline{\text{RSTD}}$ reset the coder and decoder, enabling operation. Reset timing is the same as the timing in figure 2 to fetch the least significant bit (LSB) of the SIC and SID input data. The state of the SOC and SOD output pins at reset is high impedance or low level.

Power-Down

Two clock cycles after a low level is applied to the $\overline{\text{PDN}}$ pin, the μPD77522 enters the power-down mode. The low level must be maintained for at least four clock cycles. See figure 3.

In power-down mode, the SIC and SOD output pins are in the high-impedance state.

Two clock cycles after a high level is applied to the $\overline{\text{PDN}}$ pin, the μPD77522 is released from the power-down mode. Before restarting the μPD77522, reset the coder and decoder by low inputs at the $\overline{\text{RSTC}}$ and $\overline{\text{RSTD}}$ pins.

PCM Codec	TSEL Pin
μPD95xx Series	1
μPD96xx Series	0

Coder Operation

When frame sync RSYNCC goes high, input data from the PCM codec at the SIC pin is stored in an internal register in synchronization with the trailing edge of data clock RCLKC. The data may be 8-bit companded or 16-bit linear.


The coder converts the PCM input data to 4-bit ADPCM output data and stores it in an internal register. When frame sync XSYNCC goes high, the ADPCM data is output at the SOC pin in synchronization with the leading edge of data clock XCLKC. The SOC pin returns to high impedance when the data output is complete.

Decoder Operation

When frame sync RSYNCD goes high, 4-bit ADPCM input data at the SID pin is stored in an internal register in synchronization with the trailing edge of data clock RCLKD.


The decoder converts the ADPCM input data to PCM data, 8-bit companded or 16-bit linear. When frame sync XSYNCD goes high, the PCM data is output at the SOD pin in synchronization with the leading edge of data clock XCLKD. The SOD pin returns to high impedance when the data output is complete.

Figure 2. Power-Up Timing




83RD-8112B

Figure 3. Power-Down Timing



4e

Figure 4. Data Signal Timing



Input-to-Output Delay

Input data to the coder or decoder is latched on the trailing edge of the receive data clock and output on the leading edge of the transmit data clock. If the clocks are synchronized, there will be a one-half clock cycle delay between data input and output.

I/O Data Format

The I/O data format at the PCM interface is coordinated with the companding characteristic of the PCM codec by connecting pins FSEL0 and FSEL1 to +5 V (1) and GND (0) as shown below.

<u>FSEL0</u>	<u>FSEL1</u>	<u>I/O Data Format</u>
1	1	A-law with even-bit inverter
1	0	A-law
0	1	μ-law
0	0	16-bit linear

Muting

Pins MUTE \overline{C} and MUTE \overline{D} control muting of the PCM signal at the coder input and decoder output, respectively. A low level at the pin cuts off the signal within 1 ms; a high level inhibits muting.

Internal Timing

Encoding or decoding (analysis processing) starts on completion of serial data input. Processed data is immediately transferred to the intermediate register. Simultaneously, the previously processed data sample is transferred to the output register. See figure 5.

The output register contents exit serially in synchronization with the rising edge of the output SYNC signal if SYNC leads SCK, or the rising edge of serial clock SCK if SCK leads SYNC.

SYSTEM CONFIGURATION

Figure 6 is an example of a basic system with serial interfaces. The system uses the μPD9604/μPD9605 as a PCM codec and the μPD78C14 as a control CPU.

Figure 5. Processing Timing





Figure 6. System Configuration



4e

ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

$T_A = +25^\circ\text{C}$

Power supply voltage, V_{DD}	- 0.5 to +7.0 V
Input voltage, V_I	- 0.5 to $V_{DD} + 0.5$ V
Open drain output voltage, V_O	- 0.5 to + 8.0 V
Operating temperature, T_{OPT}	- 40 to +85°C
Storage temperature, T_{STG}	- 65 to +150°C

Capacitance

$T_A = +25^\circ\text{C}$

Parameter	Symbol	Min	Max	Unit
Input capacitance	C_{IN}		10	pF
Output capacitance	C_{OUT}		15	pF
I/O capacitance	$C_{I/O}$		20	pF

Recommended Operating Conditions

$T_A = -40$ to +85°C

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Operating voltage	V_{DD1}	2.7		5.5	V	$f_{CLK} = 10$ to 11 MHz
	V_{DD2}	4.0		5.5	V	$f_{CLK} = 10$ to 14 MHz
Low-level input voltage	V_{IL}			$0.3 V_{DD}$	V	$V_{DD} = 2.7$ to 5.5 V
High-level input voltage	V_{IH}	$0.7 V_{DD}$			V	$V_{DD} = 2.7$ to 5.5 V

DC Characteristics

$T_A = -40$ to $+85^\circ\text{C}$; $f_{\text{CLK}} = 11$ MHz; $V_{\text{DD}} = 2.7$ to 5.5 V

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Current consumption	I_{DD1}		20	28	mA	$t_{\text{WC}} = 91$ ns, $V_{\text{DD}} = 5.0$ V
			15	20	mA	$t_{\text{WC}} = 91$ ns, $V_{\text{DD}} = 2.7$ V
Current consumption in power down mode	I_{DD2}			100	μA	$V_{\text{DD}} = 5.0$ V
				70	μA	$V_{\text{DD}} = 2.7$ V
Low-level output voltage	V_{OL}			0.45	V	$I_{\text{OL}} = 2$ mA
High-level output voltage	V_{OH}	$V_{\text{DD}} - 0.3$			V	$I_{\text{OH}} = -20$ μA
Low-level input leakage current	I_{IL}			10	μA	$V_{\text{IL}} = 0$ V
High-level input leakage current	I_{IH}			-10	μA	$V_{\text{IH}} = V_{\text{DD}}$


AC Characteristics

$T_A = -40$ to $+85^\circ\text{C}$; $V_{\text{DD}} = 2.7$ to 5.5 V

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
CLK cycle time	t_{WC}	91		100	ns	$V_{\text{DD}} = 2.7$ to -5.5 V
		72		100	ns	$V_{\text{DD}} = 4.0$ to -5.5 V
CLK low pulse width	t_{WCL}	40		50	ns	See timing charts
CLK high pulse width	t_{WCH}	40		50	ns	
CLK rise time	t_{CLH}			10	ns	
CLK fall time	t_{CHL}			10	ns	
Transmit clock frequency	f_{XCLK}			2048	kHz	
Receive clock frequency	f_{RCLK}			2048	kHz	
Transmit sync signal frequency	f_{XSYNC}		8		kHz	
Receive sync signal frequency	f_{RSYNC}		8		kHz	
Transmit sync signal low pulse width	t_{WXSL}	1			XCLK	Measured at $1/2 V_{\text{DD}}$
Transmit sync signal high pulse width	t_{WXSH}	1			XCLK	
Transmit sync signal low pulse width	t_{WRSL}	1			RCLK	Measured at $1/2 V_{\text{DD}}$ (vs XCLK)
Receive sync signal high pulse width	t_{WRSH}	1			RCLK	
Transmit sync signal set time	t_{SXS}	140			ns	Measured at $1/2 V_{\text{DD}}$ (vs RCLK)
Transmit sync signal hold time	t_{HXS}	8			ns	
Receive sync signal set time	t_{SRS}	140			ns	Measured at $1/2 V_{\text{DD}}$ (vs RCLK)
Receive sync signal hold time	t_{HRS}	8			ns	
SI, RST, MUTE set time	t_{SD}	40			ns	
SI, RST, MUTE hold time	t_{HD}	8			ns	
Serial mode; SO delay time vs XSYNC †	t_{PDS}			90	ns	$R_L = 1000 \Omega$; $C_L = 100$ pF
SO delay time vs XCLK †	t_{PDC}			130	ns	

Note: The voltage at the measurement point is $1/2 V_{\text{DD}}$.

Timing Waveforms



4e

Speech Recognition

Hardware and Bus Control

Digital Signal Processing

Speech Processors

Development Tools

Package Drawings

Development Tools

Section 5 Development Tools

Third-Party Development Tools	5-1	<i>μPD77240 Digital Signal Processor</i>	
<i>μPD77C20A, 7720A, 77P20 Digital Signal Processors</i>		IE-77240	5k
EVAKIT-7720B	5a	In-Circuit Emulator for the μPD77240	
μPD7720 Standalone Emulator		RA77240	5l
ASM77	5b	Relocatable Assembler Package	
μPD7720 Absolute Assembler		<i>μPD77810 Modem Digital Signal Processor</i>	
<i>μPD77C25/77P25 Digital Signal Processor</i>		IE-77810	5m
EVAKIT-77C25	5c	In-Circuit Emulator for the μPD77810	
μPD77C25 Standalone Emulator		RA77810	5n
RA77C25	5d	Relocatable Assembler Package for the μPD77810	
μPD77C25 Relocatable Assembler Package		<i>μPD775x ADPCM Speech Processors and μPD77501 ADPCM Record and Playback Speech Processor</i>	
SM77C25	5e	NV-300	5o
PC-Based Simulator for μPD77C25 and μPD77C20		Speech Analysis Tool for μPD775x and μPD77501	
<i>μPD77220/P220, μPD77230/P230 Digital Signal Processors</i>		NV-310	5p
EVAKIT-77220	5f	Speech Analysis Tool for μPD775x	
μPD77220 Standalone Emulator		EB-775x	5q
EVAKIT-77230	5g	Demonstration and Evaluation Box for μPD775x	
μPD77230 Standalone Emulator		PG-1500 Series	5r
DDK-77220A	5h	EPRM Programmer	
μPD77220 Evaluation Board			
RA77230	5i		
μPD77220/μPD77230 Relocatable Assembler Package			
SM77230	5j		
PC-Based Simulator for μPD77220/μPD77230			

THIRD-PARTY DEVELOPMENT TOOLS

This list summarizes the development tools of these companies at this time. NEC makes no recommendation for any of these tools; this list is provided for information only. Contact the third-party company directly for further information on product features, availability, and pricing.

Company	Description	Host	NEC Device
Data I/O 10525 Willows Road NE P.O. Box 97046 Redmond, WA 98703-9746 (206) 867-6899 (800) 247-5700 ext. 600	EPROM/OTP Programmer	PC-DOS®	μPD77P20D μPD77P230R μPD77P25C/D/L μPD77P56CR
Elan Digital Systems 538 Valley Way Milpitas, CA 95035 (408) 946-3864 (800) 541-3526	OTP Programmer	PC-DOS	μPD77P56CR μPD77P56G
Hyperception, Inc. 9550 Skillman LB 125 Dallas, TX 75243 (214) 343-8525	DSP Development Software/System	PC-DOS (DDK-77220)	μPD77220
Intermetrics Microsystems Software, Inc. 733 Concord Avenue Cambridge, MA 02138-1002 (617) 661-0072 (800) 356-3594	C Compiler and Assembler (C Source Debugger)	VAX®/VMS® VAX/UNIX® Sun™/UNIX Apollo® HP®/UX™ (MS-DOS®)	μPD77220 μPD77230 μPD77240 (IE-77240)
Signalogic, Inc. 9704 Skillman #111 Dallas, TX 75243 (214) 343-0069	DSP Development Software (Hypersignal-Macro)	PC-DOS	μPD77220
Signix Corporation 19 Pelham Island Road Wayland, MA 01778 (508) 358-5955	DSP Development Software	PC-DOS	μPD77C20A μPD77C25
Xeltek 764 San Aleso Avenue Sunnyvale, CA 94086 (408) 745-7974	EPROM/OTP Programmer	PC-DOS	μPD77P56 μPD77P25

5a

PC-DOS is a registered trademark of International Business Machines Corporation.

VAX and VMS are registered trademarks of Digital Equipment Corporation.

UNIX is a registered trademark of UNIX System Laboratories, Incorporated.

Sun is a trademark of Sun Microsystems, Incorporated.

Apollo is a registered trademark of Apollo Computer, Incorporated.

HP is a registered trademark and UX is a trademark of Hewlett-Packard Company.

MS-DOS is a registered trademark of Microsoft Corporation.

Description

The EVAKIT-7720B is a standalone emulator for NEC's μPD7720A, μPD77P20, and μPD77C20A digital signal processing interfaces (SPI). The EVAKIT-7720B provides complete hardware emulation and software debug capabilities for the SPI. Real-time and single-step emulation capability, a powerful on-board system monitor, and a user-specified breakpoint create a powerful debug environment.

The EVAKIT-7720B is controlled over a serial line from a terminal or host computer system. User programs are downloaded into the instruction ROM and data ROM emulation memory through a serial line or read from an EPROM device. An on-board programmer for μPD2732 and μPD2732A EPROMs provides an easy means for submitting your final code for production. You can also use the EVAKIT-7720B to program the μPD77P20 EPROM version of the part for final system test and evaluation.


Features

- Real-time single-step emulation capability
 - Real-time program execution at 8 MHz
 - Real-time program execution with address breakpoint and loop counter (up to 256 loops)
 - Real-time program execution for a number of steps
 - Single-step program execution with display of address, instruction, registers and flags
- On-board emulation memory:
Instruction ROM, data ROM and internal RAM
- Powerful system monitor
 - Display/change/initialize instruction and data ROM
 - Display/change/initialize internal RAM
 - Display/modify internal registers
 - Read/write/display/verify/blank check EPROM device
 - Upload/download/verify instruction and data ROM
 - Perform self-diagnostics
 - Reset emulation chip
- Supports two operating modes
 - External terminal controlled
 - Host computer system controlled
- Emulator controller for IBM PC®, PC/XT®, PC/AT® or compatibles
- Serial interface: RS-232C, TTL, or 20 mA current loop
- EPROM programming capability (μPD2732, μPD2732A, μPD77P20)
- Requires an external power supply

Ordering Information

Part Number	Description
EVAKIT-7720B	Standalone emulator for μPD7720A/P20/C20A

μPD7720 Standalone Emulator



IBM PC, PC/XT, and PC/AT are registered trademarks of International Business Machines Corporation.

Description

The ASM77 Absolute Assembler converts symbolic source code for the NEC μPD7720A/77P20/77C20A Digital Signal Processing Interfaces (SPI) into executable absolute address object code. Two separate assemblers are provided: one assembles the source program for the Instruction ROM; the other assembles the source program for the Data ROM. An object code file is produced in ASCII hexadecimal format and may be downloaded to an EPROM programmer or the NEC stand-alone emulator, the EVAKIT-7720B.

The NEC ASM77 assembler is available for operation on an MS-DOS® computer system with at least one disk drive and 128KB of installed system memory.


Features

- Absolute address object code output
- Free format statements
- Separate assemblers for instruction and data ROMs
- User-selectable and directable output files
- Runs under the MS-DOS operating system

Ordering Information

Part Number	Description
ASM77-D52	MS-DOS, 5.25" Double Density Disk

ASM77 Block Diagram



Description

The EVAKIT-77C25 is a standalone emulator for NEC's μPD77C25 and μPD77P25 digital signal processing interfaces (SPI+). The EVAKIT-77C25 provides complete hardware emulation and software debug capabilities for the SPI+. Real-time and single-step emulation capability, coupled with sophisticated breakpoint capability, real-time tracer and a powerful on-board system monitor, create a powerful debug environment. A line assembler and symbolic disassembler, full register and memory control and complete upload/download capabilities simplify the task of debugging hardware and software.

An on-board EEPROM is available for storage of the current debug environment during EVAKIT power down. Using the freeze (FRZ) command, the current contents of the instruction and data ROM, the internal RAM, the SPI+ registers, the break registers and registered command strings are saved to the EEPROM. The Melt (MLT) command restores this information.

The EVAKIT-77C25 is controlled via serial line from a local terminal or host computer system. User programs can be uploaded from or downloaded to the Instruction and data ROM emulation memory through a serial line from a local host computer, a remote host computer system, or an external EPROM programmer. NEC provides an emulator controller program for use on an IBM PC®, PC/XT®, PC/AT® or compatible local host computer. To transfer data to/from a remote host computer system, the EVAKIT-77C25 can be placed into terminal emulation mode and be used as a terminal for the remote system. Data can also be read from or written to an external EPROM programmer under the control of the on-board monitor.

Features

- Real-time and single-step emulation capability
 - Real-time program execution with/without breakpoint
 - Single-step program execution with trace display
- Subcommands available during real-time emulation
 - Generate an interrupt to the emulation chip
 - Read/display status register
 - Read/write the data register
 - Reset the emulation chip
- On-board emulation memory
 - Instruction ROM: 2k x 24 bits
 - Data ROM: 1k x 16 bits
 - Data RAM: 256 x 16 bits
- Symbolic debug capability
 - Symbols may be used to specify addresses for commands
 - Symbolic disassembler
 - Symbol table clear command
- Powerful system monitor
 - Display/change/initialize instruction and data ROM
 - Display/change/initialize internal data RAM
 - Display/modify general and status registers
 - Transfer data to/from external EPROM programmer
 - Upload/download instruction and data ROM code
 - Line assembler
 - Display break registers
 - Reset emulation chip
 - Set internal/external clock
 - Mask interrupt (INT) signal from probe
- Sophisticated breakpoint capability
 - Break on address and pass count (up to 65,535 passes)
 - Break on being in or out of address range
 - Breakpoints specified on command line or preset in the break address, address range, and mode registers
 - Up to 37 break addresses or address ranges can be set
- Real-time program trace feature
 - Store 4092 clocks worth of information
 - Traces program counter, data bus, \overline{RD} , \overline{WR} , \overline{CS} , A0, DRQ, \overline{DACK} , RST, INT, P0, P1, SCK, SI, \overline{SIEN} , SO, \overline{SOEN} , and SORQ
 - Displays trace with/without mnemonics
 - Trace buffer pointer and search capability
- EEPROM for temporary storage of instruction and data ROM, internal RAM and registers, break registers, command strings

IBM PC, PC/XT and PC/AT are registered trademarks of International Business Machines Corporation.


EVAKIT-77C25

- On-line help facility
- Three RS-232C serial ports
 - CH1: Terminal or local host system
 - CH2: Remote host system
 - CH3: EPROM programmer
- Emulator controller for IBM PC, PC/XT, PC/AT or compatibles


Ordering Information

Part Number	Description
EVAKIT-77C25	Standalone emulator for μ PD77C25/P25

μ PD77C25 Standalone Emulator



Block Diagram



5c

Description

The RA77C25 Relocatable Assembler Package converts symbolic source code for the μPD77C25 and μPD77P25 Digital Signal Processors into executable absolute address object code. It can also be used for μPD7720A/77C20A/77P20 program development by creating a μPD7720 hex-format object module using the hex converter.

The relocatable assembler package consists of five separate programs: an assembler (RA77C25), a linker (LK77C25), a hexadecimal format object code converter (OC77C25), a librarian (LB77C25), and a hex converter (HC7720).

RA77C25 translates a symbolic source module file with "include" files into a relocatable object module. The assembler produces a relocatable object module file and a listing file that can contain the assembly list, symbol list, and cross-reference list. If absolute addresses have been specified in the source module file and no relocatable segments or external variables or labels are referenced, the assembler can output an ASCII hexadecimal format object file and a symbol table file directly.

LK77C25 combines relocatable object modules, library modules when necessary, and other linker load modules and converts them into an absolute load module. The linker produces a link map and an absolute load module.

OC77C25 converts an absolute object module from RA77C25 or an absolute load module from LK77C25 into an ASCII hexadecimal format object file and a symbol table file.

LB77C25 allows commonly used relocatable object modules to be stored in one file and linked into multiple programs, greatly increasing programming efficiency. When a library file is included in the input of the linker, the linker extracts only those modules required to resolve external references from the file and relocates and links them.

HC7720 converts a μPD77C25 hex-format object module file output by the object converter to the format of a μPD7720 hex-format object module output by the μPD7720 absolute assembler. For code with the μPD7720 as the target, error checking for mnemonics included in the μPD77C25 but not in the μPD7720, address space and RAM-to-RAM transfer functions are only performed by hex converter. File format can be separate IROM and DROM hex-format object module files or a combined IROM and DROM object module file.

Features

- Absolute address object code output
- User-selectable and directable output files
- Extensive error reporting
- Macro capability
- Conditional assembly directives
- Powerful librarian
- Runs under the following operating systems:
 - MS-DOS®
 - VAX®/VMS®
 - VAX/UNIX® 4.2BSD or Ultrix™

Ordering Information


Part Number	Description
RA77C25-D52	MS-DOS, 5.25" double density diskette
RA77C25-VV T1	VAX/VMS, 9-track 1600 BPI magnetic tape
RA77C25-VXT1	VAX/UNIX 4.2BSD or Ultrix, 9-track 1600BPI magnetic tape

MS-DOS is a registered trademark of Microsoft Corporation.
VAX and VMS are registered trademarks of Digital Equipment Corporation.

UNIX is a registered trademark of UNIX System Laboratories, Incorporated.

Ultrix is a trademark of Digital Corporation.

Block Diagram



Description

The SM77C25 Simulator is a software tool for analyzing program code and I/O timing for the NEC family of 16-bit fixed-point digital signal processors: μ PD7720A, μ PD77C20A, μ PD77P20, μ PD77C25, and μ PD77P25. SM77C25 simulates the operation of this family using your instruction and data ROM codes. Optionally, specially prepared serial input and output timing, serial input data, parallel timing, and parallel input data files may be used. The simulator can then output to serial and parallel output data files.

SM77C25 is a full-screen oriented tool. An operation on a line in one window affects pertinent displays in other windows on the screen.

The PC screen displays five windows: status of all registers and flags; contents of instruction ROM (either assembly language or hex); contents of data RAM; contents of data ROM; and a command line window.

Features

- All functions of 7720/77C25 are screen oriented and simulated interactively.
- All input pins are simulated by separate timing and data files. The status of all output pins can be written to output timing and data files.
- Internal instruction ROM, data ROM, data RAM areas, and all registers are displayed at the same time.

- Registers, RAM, and ROM contents can be displayed in hex, binary, integer, and scientific real notation; RAM and ROM areas are also in ASCII notation.
- Full-screen editing and windowing allow fast change of register and memory contents.
- In-line assembler and disassembler.
- Running, stepping, and tracing through programs possible.
- Powerful breakpoint settings.
- Loading of linker, hex, and binary files; storing of hex and binary files supported.
- Log and resource files for processing retrieval and status storage.
- Command files for demonstration or testing purposes and for creating batch jobs.
- Mode command allows choice of μ PD7720 mode of operation.
- A step count allows accurate determination of execution timing.
- Built-in editor similar to WordStar® that handles I/O files.
- Powerful help menu.

Ordering Information

Part Number	Description
SIMSD-I5DD-77C25	MS-DOS®, 5.25" double-density disk

WordStar is a registered trademark of MicroPro International Corporation.


MS-DOS is a registered trademark of Microsoft Corporation.

SM77C25

Sample Screen Display

MODE:77C25	CLOCK: 8.1920 MHz	PC:027	STEP: 8	INT: 0	STK				
A:6179	M:-0.534454345				0 006				
B:7963	SGN:7FFF	SI:0000	SR:0000	C:0 Z:0 C:0 Z:0	1 000				
TR:8000	K:5678	M:BB97	S0:0000	RP: 0B1	S0:0 S1:0 S0:0 S1:0	2 000			
TRB:0059	L:9ABC	N:6040	DR:0000	DP: 00	00:0 01:0 00:0 01:0	3 000			
IROM			DROM						
025: LDI @TR,8000				0B1:>7963					
026: OP MOV @MEM,B				0B2: 6179					
027:>OP MOV @NON,TR:AND ACCB,IDB				0B3: 7963					
028: JNZB 02C				0B4: 0000					
029: OP MOV @B,MEM:SHL1 ACCA				0B5: 0000					
02A: OP SHL1 ACCB				0B6: 0000					
02B: JMP 026				0B7: 0000					
02C: OP MOV @B,MEM					DRAM				
02D: LDI @TR,7FFF				00:>7963					
02E: OP MOV @MEM,A:OR ACCA,IDB				01: 0000					
02F: OP MOV @NON,TR:AND ACCB,IDB				02: 0000					
030: JZB 03F				03: 0000					
031: OP MOV @K,B:DPINC				04: 0000					
032: CALL 040				05: 0000					
033: OP MOV @K,A:AND ACCA,IDB:DPDEC				06: 0000					
F1-Help	F2-Next	F3-Last	F4-Trace	F5-Step	F6-Go	F7-Run	F8-Brkpt	F9-Files	F10-Cmds
SM> step 0									
SM> read hex div_tst									
SM>									

Block Diagram



Description

The EVAKIT-77220 is a standalone emulator for NEC's μ PD77220 and μ PD77P220 24-Bit Fixed Point Digital Signal Processors. The EVAKIT-77220 provides complete hardware emulation and software debug capabilities for the μ PD77220/P220. The device includes real-time and single-step emulation capability with sophisticated breakpoint capability, real-time tracer, and a powerful debug environment. A symbolic line assembler and disassembler, full register and memory control and complete upload/download capabilities simplify the task of debugging your hardware and software.

The EVAKIT-77220 is controlled via serial line from a local terminal or host computer system. User programs can be uploaded from or downloaded to the instruction and data ROM emulation memory through a serial line from either a local host computer, a remote host computer system, or an external EPROM programmer. NEC provides an emulator controller program for use on an IBM PC®, PC/XT®, PC AT® or compatible local host computer. To transfer data to or from a remote host computer system, the EVAKIT-77220 can be placed into terminal emulation mode and used as a terminal for the remote system. Data can also be read from or written to an external EPROM programmer under the control of the monitor.

Features

- On-board emulation memory for:
 - Instruction ROM, data ROM, and internal data RAM
 - External emulation RAM: fast/slow speed
- Selectable clock: internal or external
- Real-time and single-step emulation capability
 - Real-time program execution with/without breakpoint
 - Single-step program execution with trace display
- Console I/O available during real-time emulation to:
 - Generate INT and NMI signals to emulation chip
 - Generate HWR, P0 and P1 signals to emulation chip
 - Display HRD, P2, P3 and RQM signals from emulation chip

IBM PC, PC/XT, and PC AT are registered trademarks of International Business Machines Corporation.

- Memory manipulation commands
 - Change/display/fill/move/search data in:
 - Internal instruction/data ROM
 - Internal data RAM
 - External emulation RAM
- Register manipulation commands
 - Change/display general and status registers
 - Read/write DRS, read SI, and write SO registers
- Powerful system utilities
 - Transfer data to/from external EPROM programmer
 - Upload/download instruction/data ROM code and symbols
 - Transfer external memory contents between EVAKIT/prototype
 - Reset emulation chip
 - Specify internal/external INT, NMI, and Reset signals
 - External memory mapping: internal/user, fast/slow
- Symbolic debug capability
 - Symbols may be used to specify addresses in commands
 - Symbolic line assembler and disassembler
 - Symbolic add/change/display/delete commands
- Sophisticated breakpoints for master and slave modes
 - Instruction memory address or specified instruction
 - Internal data RAM address or specifies data value
 - External memory address or specified data value
 - Loop counter borrow
 - External break signal from probe
 - Up to 65536 passes
 - Read/write data from host system (slave mode only)
 - Breakpoints specified on command line or preset in ten logical break registers
- Real-time program trace feature
 - Store 2048 clocks worth of information
 - Trace starts with emulation or on an address
 - Traces program counter, ROM counter, loop counter borrow, internal bus, SIAK, SOAK, most external pins
 - Displays trace with/without mnemonics
 - Trace buffer pointer and search capability


EVAKIT-77220

- On-line help facility
- Automatic command execution from macro command table
- Three RS-232C serial ports
 - CH1: Terminal or local host system
 - CH2: Remote host system
 - CH3: EPROM programmer
- Emulator controller for IBM PC, PC/XT, PC AT or compatibles


Ordering Information

Part Number	Description
EVAKIT-77220	Standalone emulator for μ PD77220/P220

μ PD77220 Standalone Emulator



EVAKIT-77220 Block Diagram



Description

The EVAKIT-77230 is a standalone emulator for NEC's μ PD77220 24-bit fixed point digital signal processor and μ PD77230 32-bit floating point advanced signal processor (ASP). The EVAKIT-77230 provides complete hardware emulation and software debug capabilities for the ASP. Real-time and single-step emulation capability, coupled with sophisticated breakpoint capability, real-time tracer and a powerful on-board system monitor, create a powerful debug environment. A symbolic line assembler and disassembler, full register and memory control and complete upload/download capabilities simplify the task of debugging hardware and software.

The EVAKIT-77230 is controlled via serial line from a local terminal or host computer system. User programs can be uploaded from or downloaded to the instruction and data ROM emulation memory through a serial line from a local host computer, a remote host computer system, or an external EPROM programmer. NEC provides an emulator controller program for use on an IBM PC[®], PC/XT[®], PC/AT[®] or compatible local host computer. To transfer data to/from a remote host computer system, the EVAKIT-77230 can be placed into terminal emulation mode and be used as a terminal for the remote system. Data can also be read from or written to an external EPROM programmer under the control of the monitor.

Features

- On-board emulation memory for
 - Instruction ROM, data ROM, internal data RAM
 - External emulation RAM: fast/slow speed
- Selectable clock: 13.37/6.68/3.34 MHz internal or external
- Real-time and single-step emulation capability
 - Real-time program execution with/without breakpoint
 - Single-step program execution with trace display
- Console I/O available during real-time emulation to
 - Generate INT and NMI signals to emulation chip

- Generate HWR, P0 and P1 signals to emulation chip
- Display HRD, P2, P3 and RQM signals from emulation chip
- Memory manipulation commands: Change/display/ fill/move/search data in
 - Internal instruction/data ROM
 - Internal data RAM
 - External emulation RAM
- Register manipulation commands
 - Change/display general and status registers
 - Read/write DRS, read SI, and write SO registers
- Powerful system utilities
 - Transfer data to/from external EPROM programmer
 - Upload/download instruction/data ROM code and symbols
 - Transfer external memory contents between EVAKIT/prototype
 - Reset emulation chip
 - Specify internal/external INT, NMI, and reset signals
 - External memory mapping: internal/user, fast/slow
- Symbolic debug capability
 - Symbols may be used to specify addresses in commands
 - Symbolic line assembler and disassembler
 - Symbol add/change/display/delete commands
- Sophisticated breakpoints for master and slave modes
 - Instruction memory address or specified instruction
 - Internal data RAM address or specified data value
 - External memory address or specified data value
 - Loop counter borrow
 - External break signal from probe
 - Up to 65536 passes
 - Read/write data from host system (slave mode only)
 - Breakpoints specified on command line or preset in ten logical break registers
- Real-time program trace feature
 - Store 2048 clocks worth of information
 - Trace starts with emulation or on an address


IBM PC, PC/XT, and PC/AT are registered trademarks of International Business Machines Corporation.

- Traces program counter, ROM counter, loop counter borrow, internal bus, SIAK, SOAK, and most external pins
- Displays trace with/without mnemonics
- Trace buffer pointer and search capability
- On-line help facility
- Automatic command execution from Macro command table
- Three RS-232C serial ports
 - CH1: Terminal or local host system
 - CH2: Remote host system
 - CH3: EPROM programmer
- Emulator controller for IBM PC, PC/XT, PC/AT or compatibles


Ordering Information

Part Number	Description
EVAKIT-77230	Standalone emulator for μ PD77230/P230 and μ PD77220/P220

Block Diagram



μ PD77230 Standalone Emulator



Description

The DDK-77220A Evaluation Board for the NEC μPD77220/77P220 Digital Signal Processor (DSP) provides a low-cost hardware evaluation and development tool for high-speed digital processing applications. The DDK-77220A board features a preprogrammed DSP that contains built-in ROM routines for: FFT, FIR, and IIR filters; math functions such as SIN, COS, LOG, and EXP; and serial I/O and others. This board provides an easy-to-use DSP hardware implementation that allows a user to become adept at writing DSP programs.

The DDK-77220A board is a peripheral processor that occupies a single slot in an IBM PC AT® or compatible. The DDK board package includes a hardware user's manual, host software drivers, DSP assembler software (RA77230), DSP programming examples, and additional literature. This DDK package provides a fast and efficient means for evaluating the DSP in an application.

Features

- μPD77P220 - 24-Bit Fixed-Point Digital Signal Processor
- 8K x 32 bit, high-speed external instruction memory
- 32K x 24 bit, low-speed external data memory
- 8 kHz analog front end
- Daughter board expansion interface
- Programmable address breakpoint
- Hyperception Hypersignal Windows


Applications

- General-purpose digital signal processing (FIR, IIR, FFT/IFFT)
- High-speed data modems
- Adaptive equalization (CCITT)
- Echo cancellation
- Numerical processing
- Speech processing
- Instrumentation electronics
- High-speed controls
- Waveform generation

Ordering Information


Part No.	Description
DDK-77220A	Development/Evaluation Board for μPD77220/77P220 (IBM based)

DDK-77220A Evaluation Board




5h

Block Diagram



Application



Description

The RA77230 Relocatable Assembler package converts symbolic source code for μPD77220, μPD77P220, μPD77230, and μPD77P230 Advanced Signal Processors into executable absolute address object code. The Relocatable Assembler package consists of four separate programs: an assembler (RA77230), a linker (LK77230), a hexadecimal format object code converter (OC77230), and a librarian (LB77230).

RA77230 source code modules can be written in either preassembly language or assembly language. Preassembly language allows programs to be written more simply. You do not need to consider the fields of an instruction or their combination, or pay attention to the execution timing of the μPD77220/230. The assembler optimizes the code for you. However, by using assembly language and paying close attention to the instruction fields and their combination, and the execution timing of the chips, much more efficient programs can be written. Since RA77230 can generate an assembly language source file from a preassembly language source file, you can manually optimize this code and write both simple and efficient programs.

RA77230 translates a symbolic source module file containing preassembly or assembly language source code with include files into a relocatable object module. The assembler produces a relocatable object module file, a preassembly language list, and a listing file that can contain the assembly list, symbol list, and cross-reference list.

LK77230 combines relocatable object modules, library modules, and other linker load modules and converts them into an absolute load module. The linker produces a link map and an absolute load module. OC77230 converts an absolute object module from RA77230 or an absolute load module from LK77230 into an ASCII hexadecimal format object file.

LB77230 allows commonly used relocatable object modules to be stored in one file and linked to multiple programs, greatly increasing programming efficiency. When a library file is included as input to the linker, the

linker only extracts those modules required to resolve external references from the file and relocates and links them.

Features

- Assembles preassembly and assembly language source code
- Produces absolute address object code
- Supports master/slave modes
- User-selectable and directable output files
- Extensive error reporting
- Macro capability
- Conditional assembly directives
- Powerful librarian
- Runs under the following operating systems:
 - MS-DOS®
 - VAX/VMS®
 - VAX/UNIX™ 4.2BSD or Ultrix™


Ordering Information

Part Number	Description
RA77230-D52	MS-DOS, 5.25" double density diskette
RA77230-VVT1	VAX/VMS, 9-track 1600 BPI magnetic tape
RA77230-VXT1	VAX/UNIX 4.2BSD or Ultrix, 9-track 1600 BPI magnetic tape

MS-DOS is a registered trademark of Microsoft Corporation.
VAX and VMS are registered trademarks of Digital Equipment Corporation.
Ultrix is a trademark of Digital Equipment Corporation.
UNIX is a trademark of AT&T.

RA77230

RA77230 Block Diagram



83ML-6103B

Description

The SM77230 Simulator is a software tool for analyzing program code and I/O timing for two NEC digital signal processors: μ PD77230 32-bit floating-point and μ PD77220 24-bit fixed-point. SM77230 simulates the operation of μ PD77230/220 using your instruction and data ROM codes. Optionally, specially prepared serial input and output timing, serial input data, parallel timing, and parallel input data files may be used. The simulator can then output to serial and parallel output data files.

μ PD77220 simulation is accomplished by assembling source code with the 77220 switch option. This option will allow only legal 77220 code to be assembled. (77220 source code is a subset of 77230.) SM77230 does not have a mode switch for just 77220 operation.

Features

- All μ PD77230 processor functions can be simulated.
- All input pins are simulated by separate timing and data files. The status of all output pins can be written to output and data files.
- Screen swapping by function keys to show all memory contents, internal and external. Instruction code can appear as hex code or assembly language.
- Status continuously updated at top of screen.
- Register, RAM, and ROM contents can be displayed in hex, binary, integer, and scientific real notation; RAM and ROM areas also in ASCII notation.

- Symbolic simulation and debugging ability.
- In-line assembler and disassembler.
- Running, stepping, and tracing through programs possible.
- Powerful breakpoint settings.
- Loading of linker, hex and binary files; storing of hex and binary files supported.
- Log and resource files for processing retrieval and status storage.
- Batch files for stored command sequences.
- Abbreviated commands.
- Step count allows accurate determination of execution timing
- Powerful help menu.

Ordering Information

Part Number	Description
SM77230-D52	MS-DOS®, 5.25" double-density disk

SM77230

Sample Screen Display

```


Clock: 12.50 MHz Step:      0 INT:      0 NMI:      0 PC: 0000
State: Awaiting Execution Start Command                                MODE: MASTER

uPD77230 Signal Processor Simulator, Version 1.91
Copyright (C) 1986,1987,1988 by ATAIR ECHTZEITSYSTEME, all rights reserved
Copyright (C) 1986,1987 by Thomas GATTERWEH, all rights reserved.
177552 bytes available
SM> reg
PC: 0000                                IB: FFFFFFFF
IR: NOP
WR0: 0000000000000000 PSWS: PSWO      SI: 00000000      SP: 0 STK0: 1FFF
WR1: 0000000000000000          OE C Z S OM SO: 00000000      STK1: 1FFF
WR2: 0000000000000000 PSW0: 0 0 0 0 0 TR: 00000000      FD: SPIE      STK2: 1FFF
WR3: 0000000000000000 PSW1: 0 0 0 0 0 K: 00000000      NF: TRNORM     STK3: 1FFF
WR4: 0000000000000000 SR: 00000      L: 00000000      WI: BWRORD     STK4: 1FFF
WR5: 0000000000000000 SVR: 00      M: 0000000000000000 WT: WRBORD     STK5: 1FFF
WR6: 0000000000000000 AR: 0000      DR: 00000000      STK6: 1FFF
WR7: 0000000000000000 LC: 000      EM: DI BM: NO_BOOKING     STK7: 1FFF
BP0: 000 IX0: 000 BASE0: 0 : M0: B10 -> 000 (3D020074)
BP1: 000 IX1: 000 BASE1: 0 : M1: B11 -> 000 (043C0075)
RP: 000 RPS: 000 RPC: 0 : ROM: RP -> 000 (930000C7)

SM> help

Topics available:
ABBREV      BATCH_FILES  BREAK      CALCULATE   CLOCK      CLOSE
COMMANDS    CONTINUE    DROM       ECHO        EDIT_KEYS  ERROR
EXIT        EXM         GO         HELP        INT        IO_FILES
IROM        LOG         MASTER     NMI         NOSTOP     NUMBERS
OPEN        PORT        RAMO       RAM1        READ       REGISTER
RESET       SCREEN_SWAP SET         SLAVE       STEP       STOP
SYMBOL      TRACE      WRITE      @
  
```

SM77230 Block Diagram



Description

The IE-77240 system is an in-circuit emulator for NEC's μ PD77240 Digital Signal Processor. The IE-77240-PC-EM is a low-cost PC plug-in board comprising a main board, instruction memory module, data memory module, and emulation pod.

Real-time emulation combined with step execution, real-time break conditions, and a friendly screen debugger provide an excellent development environment for the μ PD77240 DSP. The IE-77240 system can be used in three distinct modes of operation:

- In-circuit emulator
- Hardware simulator
- Application development board

A software driver provided with the IE-77240 allows the user to download μ PD77240 hex and data files, execute code, display and modify registers, display and modify instruction memory, data memory, and internal RAM and ROM.

Features

- 64K x 32-bit instruction memory module
- 256K x 32-bit data memory plug-in module
- Real-time emulation at 90 ns
- Step execution
 - Register trace
 - Break at specified register value
- Real-time break
 - Ten break conditions
 - Instruction/data address
 - Three-phase sequential break
- 1000-step tracer
- Selectable NMI, INT, Port, Reset, Busfreq target or mask
- PC communication
- Access INT, NMI, and Reset from PC

Hardware Simulator

- Real-time execution at 90 ns
- 64K x 32-bit instruction memory
- PC communication
- Debug function same as in-circuit emulator

- Read/write on-board instruction memory from PC
- Read on-target instruction memory data from PC
- Read/write on-target/board external memory data from PC
- Confirmation of board status from PC
- Wait circuit for DRAM
- Board configuration

Application Development Board

- User development hardware can be connected to main board
- All DSP and PC bus signals are provided to interface connectors
- Requires main board and instruction memory board
- Board control library and application library

Debug Features

- Friendly, easy-to-use full-screen debugger
- Step function adjusts to pipeline execution
- Register trace and reverse trace
- Hardware breakpoint in instruction/data memory address

Software Support

- RA77240 MS-DOS® Assembler
- High-level C Language Debugger (by Intermetrics)
- Planned Software Simulator


Ordering Information

Part Number	Description
IE-77240-PC-EM	IE-77240 Main Board
IE-77240-PC-EM4	256K-word memory board for IE-77240
IE-77240-CM-PD	IE-77240 Emulation Pod

MS-DOS is registered trademark of Microsoft Corporation.

IE-77240

IE-77240 Block Diagram



Description

The RA77240 Relocatable Assembler Package converts symbolic source code for the μ PD77240 Digital Signal Processor into executable absolute address object code. The RA77240 package consists of four separate programs: an assembler (RA77240), a linker (LK77240), a hexadecimal format object code converter (OC77240), and a librarian (LB77240)

RA77240 translates a symbolic source code module file containing assembly language source code with include files into a relocatable object module. The assembler produces a relocatable object module file and a listing file that can include the symbol list and symbol cross-reference list.

LK77240 combines relocatable object modules, library modules, and other linker load modules and converts them into an absolute load module. The linker produces a link map and an absolute load module.

OC77240 converts an absolute object module from RA77240 or an absolute load module from LK77240 into a hexadecimal format object module file.

LB77240 allows commonly used relocatable object module files to be stored in one file and linked to multiple programs, greatly increasing programming efficiency. When a library file is included as input to the linker, the linker extracts only those modules required to resolve external references from the file and relocates and links them.

Features

- Produces absolute address object code
- User-selectable and directable output files
- Extensive error reporting
- Macro capability
- Conditional assembly directives
- Powerful librarian
- Runs under MS-DOS® operating system

Ordering Information

Part Number	Description
RA77240-D52	MS-DOS, 5.25" high-density diskette

Description

The IE-77810 is a stand-alone in-circuit emulator for NEC's μ PD77810 Modem Digital Signal Processor (MDSP). The IE-77810 provides complete hardware and software debug capabilities for the μ PD77810. The IE-77810 allows you to debug either the General-Purpose Processor (GPP) or the Digital Signal Processor (DSP) software while emulating the other, to debug or emulate both the GPP and DSP together, or to debug or emulate the MDSP. Real-time emulation capability, coupled with sophisticated breakpoint capability, real-time tracer, and a powerful on-board system monitor create a powerful debug environment. A symbolic line assembler and disassembler for both the GPP and DSP, full register and memory control, and complete upload/download capabilities simplify the task of debugging hardware and software.

The IE-77810 is controlled via a serial line from a local terminal or host computer system. User programs can be uploaded from or downloaded to both the GPP or DSP emulation memory through a serial line from a local host computer, a remote host computer system, or an external EPROM programmer. NEC provides an emulator controller program for use on an IBM PC, PC/XT[®], PC/AT[®], or compatible local host computer. To transfer data to/from a remote host computer system, the IE-77810 can be placed into terminal emulation mode and be used as a terminal for the remote system. Data can also be read from or written to an external EPROM programmer under the control of the on-board monitor.

Features


- Real-time emulation for GPP, DSP, and MDSP
- Single-step emulation for GPP and DSP
- IE-77810 operation modes
 - Debug DSP, Emulate GPP
 - Debug GPP, Emulate DSP
 - Debug GPP and DSP
 - Emulate GPP and DSP
 - Debug MDSP
 - Emulate MDSP
- On-board emulation memory for GPP and DSP
- Powerful debug monitors for GPP, DSP, and MDSP
 - Transfer data to/from external EPROM programmer

- Upload/download object code and symbol table
- Reset emulation chip
- For GPP and DSP only:
 - Display/change/initialize emulation memory
 - Display/modify general and special registers
 - Symbolic line assembler and disassembler
- Sophisticated breakpoint capability for GPP, DSP, and MDSP
- Real-time program trace feature for GPP and DSP
- Automatic command execution from macro command table
- On-line help facility
- Three RS-232C serial ports
 - CH1: Terminal or local host system
 - CH2: Remote host system
 - CH3: EPROM programmer
- Emulator controller for IBM PC, PC/XT, PC AT, or compatibles

Ordering Information

Part Number	Description
IE-77810	Stand-alone in-circuit emulator for μ PD77810

IE-77810 Block Diagram



IBM PC, PC/XT, and PC AT are registered trademarks of International Business Machines Corporation.

Description

The RA77810 Relocatable Assembler package converts symbolic source code for the μPD77810 Modem Digital Signal Processor (MDSP) into executable absolute address object code. The Relocatable Assembler package consists of five separate programs: an assembler (RA77810), a linker (LK77810), a locator (LC77810), a librarian (LB77810) and a concatenater (CN77810)

RA77810 has two assemblers: one for General Purpose Processor (GPP) and one for the Digital Signal Processor (DSP). Each assembler translates a symbolic source module file into a relocatable object module. Each assembler also produces a relocatable object module file and a listing file that can contain the assembly list, symbol list and cross-reference list.

LK77810 consists of a GPP linker and a DSP linker. LK77810 for the GPP combines relocatable object modules and other GPP linker load modules and converts them into a single relocatable load module. LK77810 for the DSP combines relocatable object modules, library modules when necessary, other DSP linker load modules, and converts them into an absolute load module. Each linker produces a link map and an absolute load module.

LC77810 is available only for the GPP. It converts a GPP relocatable object module with no external references or a GPP relocatable load module into an ASCII hexadecimal format absolute object code file.

LB77810 is available for only the DSP. It allows commonly used DSP relocatable object modules to be stored in one file and linked into multiple programs, greatly increasing programming efficiency. When a library file is included in the input of the DSP linker, the linker extracts only those modules required to resolve external references from the file and relocates and links them.

CN77810 combines a DSP absolute load module or a DSP relocatable object module and the GPP HEX file into a MSDP HEX file.

Features


- Absolute address object code output
- User-selectable and directable output files
- Extensive error reporting
- Runs under the following operating systems:
 - MS-DOS®
 - VAX/VMS®
 - VAX/UNIX™ 4.2BSD or Ultrix™

Ordering Information

Part Number	Description
RA77810-D52	MS-DOS, 5.25" double density disk
RA77810-VVT1	VAX/VMS, 9-track 1600 BPI magnetic tape
RA77810-VXT1	VAX/UNIX 4.2BSD or Ultrix, 9-track 1600 BPI magnetic tape

MS-DOS is a registered trademark of Microsoft Corporation.
VAX, VMS and Ultrix are registered trademarks of Digital Equipment Corporation.
Ultrix is a trademark of Digital Equipment Corporation.
UNIX is a trademark of AT&T.

RA77810 Block Diagram



83ML-6104A

Description

The NV-300 system is a speech analysis tool for use with the NEC μ PD775x and μ PD77501 ADPCM Speech Processors. The NV-300 plugs into an IBM PC AT® computer and is used to edit and encode analog original sound into the ADPCM code required for the μ PD775x family and the μ PD77501.

With the NV-300 system, users can (1) convert the original analog sound into digital data; (2) trim and edit the digital data; (3) play back the edited original sound data for evaluation; (4) encode the edited original sound data into ADPCM code used by μ PD775x and μ PD77501; and (5) decode the ADPCM code into PCM code for further evaluation. Finally, the NV-300 converts the ADPCM code into hex data for ROM/EPROM programming and evaluation in the target hardware.

The NV-300 can also create single-tone melodies for the μ PD775x family.

Features


- Full-size IBM PC AT plug-in card
- Menu-driven host software for:
 - Tape deck output level adjustments
 - A/D conversion of original sounds
 - Trimming silent sections around original sound data
 - Editing original sound data
 - D/A conversion of edited sound for evaluation
 - Encoding edited sound into ADPCM code
 - Decoding ADPCM data to PCM data for evaluation
 - Converting ADPCM data to μ PD775x and μ PD77501 hex files
 - Creating single-tone melodies for the μ PD775x family

- IBM PC AT or compatible host computer system:
 - EGA Color Monitor
 - EGA Card
 - At least 1MB extension RAM recommended
 - PC-DOS™ or MS-DOS® operating system
- Uses I/O addresses 0220, 0222, 0224, 0226H


Ordering Information

Part No.	Description
NV-300	μ PD775x family speech analysis tool


NV-300 Speech Analysis Tool



Block Diagram



μPD775x Family Development Flowchart



83ML-6108B

Description

The NV-310 system is a speech emulation tool for the NEC μ PD775x ADPCM Speech Processors. The NV-310 plugs into an IBM PC AT[®] and is used to emulate speech data hex files created using the NV-300 system speech analysis tool. The NV-310 can verify speech quality for 5-, 6-, and 8-kHz sampling frequencies and can program NEC one-time-programmable speech devices μ PD77P56.

With the NV-310 system, developers can (1) set the output filter cutoff frequency; (2) read an NV-300 speech hex data file and download it into onboard RAM; (3) view the table file generated by the NV-300 hex conversion function; (4) concatenate a series of words into a single phrase; (5) set the interval time between words and repetition; and (6) program the μ PD77P56.

Features

- Full-size IBM PC AT plug-in card
- Menu-driven host software for:
 - Selecting NV-300 speech data file
 - Downloading speech data file into RAM
 - Selecting words/phrases to be concatenated
 - Selecting interval between words
 - Selecting repetition interval
 - Programming μ PD77P56
- Target probe for user system emulation
- External sockets for μ PD77P56 (20-pin DIP or 24-pin SOP)
- System requirements:
 - IBM PC AT or compatible host system
 - MS-DOS[®] V. 3.0 or higher
 - Default I/O addresses 0100(H) - 010C(H)


Ordering Information

Part No.	Description
NV-310	μ PD775x family speech emulation tool

IBM PC AT is a registered trademark of International Business Machines Corporation.

MS DOS is a registered trademark of Microsoft Corporation.

NV-300/NV-310 Speech Development Block Diagram



83RD-8147B

Description

The EB-775x is a demonstration and evaluation box for the NEC μ PD775x ADPCM Speech Processors. The EB-775x can demonstrate the speech output capabilities of the μ PD775x family using NEC-supplied sample messages or evaluate the ADPCM code produced on the NV-300 speech analysis system. The EB-775x can also be plugged into target hardware to emulate the masked ROM parts, μ PD7756/57/58.

The EB-775x can be used as a standalone unit or it may be controlled remotely via a Centronics interface from an IBM PC®, PC/XT® or PC AT®, or compatibles using the supplied DBOX control software. Under remote control, concatenation of words and phrases is feasible, so that a wide variety of sentences can be built from a fixed vocabulary

Features

- Standalone demonstration and evaluation box
 - Supplied with external power supply
- Five operating modes
 - μ PD7759 standalone mode for speech evaluation
 - μ PD7759 slave mode for speech evaluation
 - μ PD7756 for speech evaluation
 - Remote control mode for speech evaluation allows concatenation of words and phrases
 - μ PD7756/57/58 emulation mode


- μ PD7759 ROMless ADPCM speech synthesizer
- μ PD77P56 socket
- Sockets for up to 1M bit of EPROM
 - One 271001, 27512, or 27256
 - Sample messages provided in one 27C1001
- Lowpass output filters selectable by changing plug-in resistor
- IBM PC DBOX controller software
 - Windowed display
 - Allows concatenation of up to 26 recorded words/phrases with pauses of 1 to 10,000 ms
 - Allows use of labels to access messages
 - Read/store labels or phrase patterns from/to disk
 - Automatically generate multiple combinations of phrase patterns
- Complete hardware schematics provided

Ordering Information


Part No.	Description
EB-775x	Demonstration and Evaluation Box for μ PD775x

IBM PC, PC/XT, and PC AT are registered trademarks of International Business Machines Corporation.

EB-775x Demonstration and Evaluation Box



EB-775x Circuit Board



Description

The PG-1500 series is a standalone EPROM programmer for programming 256-kilobit to 1-megabit EPROMs and EPROM/OTP devices for NEC's 4/8/16-bit single-chip microcomputers and digital signal processors. The system consists of the PG-1500 base programmer, interchangeable programmer adapter modules for standard EPROM devices and the μ PD75xx/75xxx series 4-bit microcomputers, and a variety of programmer adapters to support the individual devices and package types. The PG-1500 can be controlled directly from the on-board keypad in standalone mode from either a remote terminal or host computer via an RS-232C serial port.

Features

- Interchangeable modules for programming:
 - 256-kilobit to 1-megabit EPROMs
 - NEC μ PD75xx and μ PD75xxx series 4-bit microcomputers
 - NEC μ PD78xx and μ PD78xxx series 8-bit microcomputers
 - NEC V-series 16-bit microcomputers
 - NEC μ PD77xxx digital signal processors
- 512K-bytes data RAM
- Silicon signature read function


- PROM insertion error detection circuitry
- Address splitting for 16/32-bit microprocessors
- Memory edit function to change/confirm PG-1500 buffer
- Address/data/message display LCD
- RS-232C serial interface
- Centronics compatible parallel interface
- Power-on diagnostics
- Supports three data transfer formats
 - Intel Extended Hex (Note 1)
 - Extended Tektronix Hex (Note 2)
 - Motorola S (Note 3)
- Two modes of operation
 - Remote controlled
 - Standalone
- Host Controller Program for IBM PC® Series

IBM PC is a registered trademark of International Business Machines Corporation.

Notes:

- (1) Developed by Intel Corporation.
- (2) Developed by Tektronix Corporation.
- (3) Developed by Motorola Incorporated

PG-1500 Series




PG-1500 Series

Ordering Information

Part Number	Description
PG-1500	PG-1500 Series EPROM Programmer for 27XXX EPROMS, NEC 4/8/16-bit microcomputers, and DSP devices (includes 027A and 04A Programming Adapter Modules)
PA-70P322L	Programmer Adapter for μ PD70P322K
PA-71P301GF	Programmer Adapter for μ PD71P301GF
PA-71P301GQ	Programmer Adapter for μ PD71P301GQ
PA-71P301KA	Programmer Adapter for μ PD71P301KA
PA-71P301KB	Programmer Adapter for μ PD71P301KB
PA-71P301L	Programmer Adapter for μ PD71P301L
PA-75P54CS	Programmer Adapter for μ PD75P54/64CS, μ PD75P54/64G
PA-75P56CS	Programmer Adapter for μ PD75P56/66CS, μ PD75P56/66G
PA-75P008CU	Programmer Adapter for μ PD75P008CU/GB
PA-75P036CW	Programmer Adapter for μ PD75P036CW
PA-75P036GC	Programmer Adapter for μ PD75P036GC
PA-75P108CW	Programmer Adapter for μ PD75P108CW/DW/BCW, μ PD75P116CW
PA-75P108G	Programmer Adapter for μ PD75P108G/BGF, μ PD75P116GF
PA-75P116GF	Programmer Adapter for μ PD75P108G/BGF, μ PD75P116GF
PA-75P216ACW	Programmer Adapter for μ PD75P216ACW
PA-75P308GF	Programmer Adapter for μ PD75P308GF, μ PD75P316GF/AGF
PA-75P308K	Programmer Adapter for μ PD75P308K, μ PD75P316AK
PA-75P328GC	Programmer Adapter for μ PD75P328GC
PA-75P402CT	Programmer Adapter for μ PD75P402CT
PA-75P402GB	Programmer Adapter for μ PD75P402GB
PA-75P516GF	Programmer Adapter for μ PD75P516GF

Part Number	Description
PA-75P516K	Programmer Adapter for μ PD75P516K
PA-77P25C	Programmer Adapter for μ PD77P25C/D
PA-77P25L	Programmer Adapter for μ PD77P25L
PA-77P25GW	Programmer Adapter for μ PD77P25GW
PA-77P56C	Programmer Adapter for μ PD77P56CR/G
PA-77220L	Programmer Adapter for μ PD77P220L
PA-77P230R	Programmer Adapter for μ PD77P230R, μ PD77220R
PA-78CP14CW	Programmer Adapter for μ PD78CP14CW, DW
PA-78CP14GF	Programmer Adapter for μ PD78CP14GF
PA-78CP14GQ	Programmer Adapter for μ PD78CP14G/R
PA-78CP14L	Programmer Adapter for μ PD78CP14L
PA-78P214CW	Programmer Adapter for μ PD78P214CW
PA-78P214GJ	Programmer Adapter for μ PD78P214GJ
PA-78P214GQ	Programmer Adapter for μ PD78P214GQ
PA-78P214L	Programmer Adapter for μ PD78P214L
PA-78P224GJ	Programmer Adapter for μ PD78P224GJ
PA-78P224L	Programmer Adapter for μ PD78P224L
PA-78P238GC	Programmer Adapter for μ PD78P238GC
PA-78P238GJ	Programmer Adapter for μ PD78P238GJ
PA-78P238KF	Programmer Adapter for μ PD78P238KF
PA-78P238LQ	Programmer Adapter for μ PD78P238LQ
PA-78P312CW	Programmer Adapter for μ PD78P312ACW/DW
PA-78P312GF	Programmer Adapter for μ PD78P312AGF
PA-78P312GQ	Programmer Adapter for μ PD78P312AGQ/R
PA-78P312L	Programmer Adapter for μ PD78P312AL
PA-78P322GJ	Programmer Adapter for μ PD78P322GJ
PA-78P322KC	Programmer Adapter for μ PD78P322KC
PA-78P322KD	Programmer Adapter for μ PD78P322KD
PA-78P322L	Programmer Adapter for μ PD78P322L

Figure 1. PG-1500 System Block Diagram



Architecture

The PG-1500 base unit contains an NEC μ PD70208 (V40™) microprocessor with 128K bytes of monitor ROM, 32K bytes of working RAM, 512K bytes of data memory, an RS-232C serial port, a Centronics compatible parallel interface, an LCD display, and a 23-key keypad. Figure 1 shows a block diagram of the PG-1500.

The PG-1500 has two interchangeable programmer adapter modules: one for 27xxx EPROMs, NEC's 4/8/16-bit microcomputers, and DSP devices that use the μ PD27C256A programming algorithm (027A board), and another for NEC's μ PD75xx/75xxx 4-bit microcomputers that must be programmed in a serial fashion (04A board). These adapter modules plug directly into the top of the PG-1500 and can accept a wide variety of programmer socket adapters to support NEC's de-

VICES. Refer to the PG-1500 Programming Adapters Selection Guide for a list of all available adapters.

On power-up, the PG-1500 performs a self-diagnostic on its internal memory, its data bus, its power supply, and its reference voltages.

Operation

The PG-1500 operates in standalone mode from the on-board keypad, or in remote control mode from either an external terminal or a host computer via an RS-232C serial port.

Standalone Mode

Table 1 lists the PG-1500 commands available in standalone mode.

5r

Table 1. PG-1500 Commands in Standalone Mode

Command	Function
DEVICE SELECT	Selects the EPROM to be used
DEVICE BLANK	Checks if the EPROM is blank
DEVICE COPY	Reads data from the EPROM
DEVICE PROG	Writes data into the EPROM
DEVICE VERIFY	Verifies EPROM contents against PG-1500 buffer
DEVICE CONT	Performs BLANK, PROG, VERIFY commands in sequence
EDIT CHANGE	Display/change the contents of the PG-1500 buffer
EDIT INITIAL	Initializes the PG-1500 buffer
EDIT MOVE	Moves a block of data within PG-1500 buffer
EDIT SEARCH	Searches PG-1500 buffer for 1-, 2-, or 4-byte patterns
EDIT C-SUM	Performs checksum on all data in PG-1500 buffer
FUNCTION S-IN	Inputs data from serial port in three formats
FUNCTION S-OUT	Outputs data from serial port in three formats
FUNCTION REMOTE	Sets PG-1500 to remote control mode
FUNCTION P-IN	Inputs data from parallel port in three formats
FUNCTION MODE	Sets up the RS-232C serial port parameters

The standalone commands fall into three groups:

- DEVICE commands associated with the device to be programmed
- EDIT commands for interacting with the PG-1500 memory buffer
- FUNCTION commands for setting up and controlling the PG-1500

The DEVICE commands are available to check if an EPROM device is blank, to copy data from the device to the PG-1500 buffer, to write the buffer data to the device, and to compare the data in the device with the data in the buffer. Blank checking, programming, and verification of the device can be performed sequentially using a single command.

To support various 16- and 32-bit microprocessors, the PG-1500 can split the data in its buffer in a variety of ways. When a data file is loaded into the PG-1500, the complete file is stored in the buffer and can be dynamically split during writing and verification. The PG-1500 supports the address splitting modes described in table 2.

Table 2. Address Splitting Modes

Mode	Description
Normal	The data is not split at all. Each byte of data in the buffer is programmed into the device.
16EVN	Each byte of data on an even address in the buffer is programmed into the device.
16ODD	Each byte of data on an odd address in the buffer is programmed into the device.
32/2E	The first two bytes of every four bytes in the buffer is programmed into the device.
32/2O	The third and fourth byte of every four bytes in the buffer is programmed into the device.
32/4E1	The first byte of every four bytes in the buffer is programmed into the device.
32/4O1	The second byte of every four bytes in the buffer is programmed into the device.
32/4E2	The third byte of every four bytes in the buffer is programmed into the device.
32/4O2	The fourth byte of every four bytes in the buffer is programmed into the device.

This method of address splitting also allows the complete original file to be recreated in the buffer when reading from a set of master EPROMs.

A silicon signature is stored in all NEC devices and contains information on the device type, start and stop addresses, and programming voltages. The PG-1500 can read the silicon signature of the particular device being programmed either manually or automatically, or the device code can be entered manually.

The EDIT commands initialize the PG-1500 buffer to a known value, move a block of data from one location to another, and change/display data at a particular address. The PG-1500 buffer can also be searched for all occurrences of any 1-, 2-, or 4-byte pattern. Finally, a checksum can be calculated for all the data contained in the buffer.

The FUNCTION commands control the setup of the RS-232C serial port, whether the PG-1500 checks for a PROM insertion error, whether the PG-1500 is operated through the serial port, and how data is input/output from the PG-1500. Data can be input to the PG-1500 through either the RS-232C serial port or the Centronics compatible parallel port in Intel Extended Hex, Extended Tektronix Hex, or Motorola S formats. Data can also be output via the RS-232C port in any of these three formats.

Remote Control Mode

Table 3 lists the PG-1500 commands available in remote control mode.

Table 3. PG-1500 Commands in Remote Control Mode

Command	Function
RR	Reads data from the EPROM
RS	Selects the EPROM to be used
RV	Verifies EPROM contents against PG-1500 buffer
RW	Writes data into EPROM
RZ	Checks if EPROM is blank
MC	Change the contents of the PG-1500 buffer
MD	Displays the contents of the PG-1500 buffer
MF	Initializes the PG-1500 buffer
PI	Inputs data from parallel port (Intel Extended Hex)
PM	Inputs data from parallel port (Motorola S)
PT	Inputs data from parallel port (Extended Tektronix Hex)
LI	Inputs data from serial port (Intel Extended Hex)
LM	Inputs data from serial port (Motorola S)
LT	Inputs data from serial port (Extended Tektronix Hex)
SI	Outputs data from serial port (Intel Extended Hex)
SM	Outputs data from serial port (Motorola S)
ST	Outputs data from serial port (Extended Tektronix Hex)
??	Help command

Host Controller Program

The PG-1500 can be controlled from an IBM PC series host computer using the accompanying PG-1500 controller program. The controller program has three modes of operation: control mode, auto mode, and terminal mode.

In the control mode, commands to be executed and parameters to be changed are selected from a screen display using the cursor control keys. The PG-1500 can be automatically configured from information contained in an optional configuration file. This file specifies the name of the file to be loaded, the ROM device, the address splitting mode, the hex file format, and which port (serial or parallel) is to be used for loading the data.

MS-DOS is a registered trademark of Microsoft Corporation.

In auto mode, the controller program reads in the configuration file, configures itself accordingly, checks the ROM device, loads the file, writes the ROM and returns to the operating system when one set of ROM devices is completed.

In the terminal mode, all of the remote control commands listed in table 3 are available for entry at the prompt. An additional operating system shell (OS) command allows execution of MS-DOS® programs without termination of the controller program. This OS command is also available in the control mode.

Equipment Supplied

The PG-1500 package includes the following:
PG-1500 EPROM programmer base unit

- 027A socket board for 27xxx EPROMS and μ PD27C256A-like devices
- 04A interface board for NEC μ PD75xx/ μ PD75xxx microcomputers
- PG-1500 controller program disk for IBM PC
- Power cord
- Power ground plug adapter
- Spare fuses (2)
- PG-1500 EPROM Programmer User's Manuals
- Warranty policy and registration card

Basic Specifications

- Power requirements:
 - 90 to 250 V_{ac}, 50 to 60 Hz
- Environment conditions:
 - Operating temperature range: 10 to 35°C
 - Operating humidity range: 20 to 80% relative humidity
- RS-232C serial port:
 - Baud rates: 1200, 2400, 4800, 9600, 19200
 - Parity: none, even, odd
 - X-ON/X-OFF: on, off
 - Bit configuration: 7, 8
 - Stop bits: 1, 2

Documentation

For further information on the operation of the PG-1500, NEC provides the following documentation:

- PG-1500 EPROM Programmer User's Manual
- PG-1500 Controller Program User's Manual (IBM PC-based)

Selection Guides

1

Reliability and Quality Control

2

Digital Signal Processors

3

Speech Processors

4

Development Tools

5

Package Drawings

6

Package Drawings

**Section 6
Package Drawings**

Package/Device Cross Reference	6-1
18-Pin Plastic DIP (300 mil) (A, C Outline)	6-3
18-Pin Plastic DIP (300 mil) (SA Outline)	6-3
20-Pin Plastic DIP (300 mil)	6-4
24-Pin Plastic SOP (450 mil)	6-4
28-Pin Plastic SOP (450 mil)	6-5
28-Pin Plastic DIP (600 mil)	6-5
28-Pin Ceramic DIP (600 mil)	6-6
28-Pin Cerdip (600 mil)	6-7
28-Pin PLCC	6-8
32-Pin SOP (525 mil)	6-8
40-Pin Plastic DIP (600 mil)	6-9
40-Pin Ceramic DIP (600 mil)	6-10
44-Pin PLCC	6-11
52-Pin Plastic QFP	6-12
68-Pin Ceramic PGA (A Outline)	6-13
68-Pin Ceramic PGA (A-1 Outline)	6-14
68-Pin PLCC	6-15
80-Pin Plastic QFP	6-16
132-Pin Ceramic PGA	6-17

Package/Device Cross-Reference


Package	Device, μ PD
18-Pin Plastic DIP (300 mil) (A, C Outline)	7755C 7756C
18-Pin Plastic DIP (300 mil) (SA Outline)	7757C 7758C
20-Pin Plastic DIP (300 mil)	77P56CR
24-Pin Plastic SOP (450 mil)	7755G 7756G 7757G 7758G 77P56G
28-Pin Plastic SOP (450 mil)	77522GU
28-Pin Plastic DIP (600 mil)	7720AC 77C20AC 77C25C 77C30C 77P25C
28-Pin Ceramic DIP (600 mil)	77P25D
28-Pin Cerdip (600 mil)	77P20D
28-Pin PLCC	77C20ALK
32-Pin SOP (525 mil)	77C20AGW 77C25GW 77P25GW
40-Pin Plastic DIP (600 mil)	7759C
40-Pin Ceramic DIP (600 mil)	7281D
44-Pin PLCC	77C20AL 77C25L 77C30L 77P25L

Package	Device, μ PD
52-Pin Plastic QFP	7759GC
68-Pin Ceramic PGA (A Outline)	77P230R
68-Pin Ceramic PGA (A-1 Outline)	77810R 77220R 77220R-10 77230AR 77230AR-003 77P220R 77P220R-10
68-Pin PLCC	77810L 77220L 77220L-10 77P220L 77P220L-10
80-Pin Plastic QFP	77501GC-3B9
132-Pin Ceramic PGA	9305R 77240R

18-Pin Plastic DIP (300 mil) (A, C Outline)

Item	Millimeters	Inches
A	22.86 max	.900 max
B	1.27 max	.050 max
C	2.54 (TP)	.100 (TP)
D	0.50 ± 0.10	.020 +.004 -.005
F	1.2 min	.047 min
G	3.5 ± 0.3	.138 ± .012
H	0.51 min	.020 min
I	4.31 max	.170 max
J	5.08 max	.200 max
K*	7.62 (TP)	.300 (TP)
L	6.4	.252
M	0.25 + 0.10 - 0.05	.010 +.004 -.003
N	0.25	.010
P	1.0 min	.039 min

* Item K to center of leads when formed parallel.




P18C-100-300A, C

49NR-506B (2/92)

18-Pin Plastic DIP (300 mil) (SA Outline)

Item	Millimeters	Inches
A	22.86 max	.900 max
B	1.27 max	.050 max
C	2.54 (TP)	.100 (TP)
D	0.50 ± 0.10	.020 +.004 -.005
F	1.2 min	.047 min
G	3.2 ± 0.3	.126 ± .012
H	0.51 min	.020 min
I	4.31 max	.170 max
J	5.08 max	.200 max
K*	7.62 (TP)	.300 (TP)
L	6.7	.264
M	0.25 + 0.10 - 0.05	.010 +.004 -.003
N	0.25	.010
P	1.0 min	.039 min

* Item K to center of leads when formed parallel.




P18C-100-300SA

49NR-507B (2/92)

20-Pin Plastic DIP (300 mil)

Item	Millimeters	Inches
A	25.4 max	1.000 max
B	1.27 max	.050 max
C	2.54 (TP)	.100 (TP)
D	0.50 ± 0.10	.020 +.004 -.005
F	1.2 min	.047 min
G	3.2 ± 0.3	.126 ± .012
H	0.51 min	.020 min
I	4.31 max	.170 max
J	5.08 max	.200 max
K*	7.62 (TP)	.300 (TP)
L	7.35	.289
M	0.25 + 0.10 - 0.05	.010 +.004 -.003
N	0.25	.010
P	1.0 min	.039 min

* Item K to center of leads when formed parallel.




P20C-100-300WA

48NR-511B (11/91)

24-Pin Plastic SOP (450 mil)

Item	Millimeters	Inches
A	16.51 max	.650 max
B	1.27 max	.050 max
C	1.27 (TP)	.050 (TP)
D	0.40 ± 0.10	.016 +.004 -.005
E	0.1 + 0.2 - 0.1	.004 +.008 -.004
F	2.5 max	.099 max
G	2.00	.079
H	12.2 ± 0.3	.480 +.013 -.012
I	8.4	.331
J	1.9	.075
K	0.15 + 0.10 - 0.05	.006 +.004 -.002
L	0.9 ± 0.2	.035 +.009 -.008
M	0.12	.005




P24GM-50-450A

48NR-513B (6/91)

28-Pin Plastic SOP (450 mil)

Item	Millimeters	Inches
A	19.05 max	.750 max
B	1.27 max	.050 max
C	1.27 (TP)	.050 (TP)
D	0.40 ± 0.10	.016 +.004 -.005
E	0.1 + 0.2 -0.1	.004 +.008 -.004
F	2.5 max	.099 max
G	2.00	.079
H	11.8 ± 0.3	.465 +.012 -.013
I	8.4	.331
J	1.7	.067
K	0.15 + 0.10 -0.05	.006 +.004 -.002
L	0.7 ± 0.2	.028 +.008 -.009
M	0.12	.005




P28GM-60-460A1

49NR-623B (12/91)

28-Pin Plastic DIP (600 mil)

Item	Millimeters	Inches
A	38.10 max	1.500 max
B	2.54 max	.100 max
C	2.54 (TP)	.100 (TP)
D	0.50 ± 0.10	.020 +.004 -.005
F	1.2 min	.047 min
G	3.6 ± 0.3	.142 ± .012
H	0.51 min	.020 min
I	4.31 max	.170 max
J	5.72 max	.226 max
K*	15.24 (TP)	.600 (TP)
L	13.2	.520
M	0.25 + 0.10 -0.05	.010 +.004 -.003
N	0.25	.010

* Item K to center of leads when formed parallel.



P28C-100-600A1




49NR-514B (6/91)

Package Drawings

28-Pin Ceramic DIP (600 mil)

Item	Millimeters	Inches
A	38.10 max	1.500 max
B	2.54 max	.100 max
C	2.54 (TP)	.100 (TP)
D	0.50 ±	.020 +.004 -.005
F	1.2 min	.047 min
G	3.5 ± 0.3	.138 ±
H	0.51 min	.020 min
I	3.80	.150
J	5.08 max	.200 max
K*	15.24 (TP)	.600 (TP)
L	14.66	.577
M	0.25 ± 0.05	.010 +.002 -.003
N	0.25	.010
X	10.5	.413
Y	9.2	.362
Z	2.0 rad	.079 rad

* Item K to center of leads when formed parallel.






P28DW-100-800WA1

49NR-515B (9/91)

28-Pin Cerdip (600 mil)

Item	Millimeters	Inches
A	38.10 max	1.500 max
B	2.54 max	.100 max
C	2.54 (TP)	.100 (TP)
D	0.50 ± 0.10	.020 ^{+.004} -.005
F	1.2 min	.047 min
G	3.5 ± 0.3	.138 ± .012
H	0.51 min	.020 min
I	3.80	.150
J	5.08 max	.200 max
K*	15.24 (TP)	.600 (TP)
L	13.21	.520
M	0.25 ± 0.05	.010 ^{+.002} -.003
N	0.25	.010
S	7.62 dia	.300 dia

* Item K to center of leads when formed parallel.




P28DW-100-600A

49NR-524B (2/82)

28-Pin PLCC

Item	Millimeters	Inches
A	12.45 ± 0.2	.490 ± .008
B	11.50	.453
C	11.50	.453
D	12.45 ± 0.2	.490 ± .008
E	1.94 ± 0.15	.076 + .007 - .008
F	0.6	.024
G	4.4 ± 0.2	.173 + .009 - .008
H	2.8 ± 0.2	.110 + .009 - .008
I	0.9 min	.035 min
J	3.4	.134
K	1.27 (TP)	.050 (TP)
M	0.40 ± 0.10	.016 + .004 - .005
N	0.12	.005
P	10.42 ± 0.20	.410 + .009 - .008
Q	0.15	.006
T	0.8 rad	.031 rad
U	0.20 + 0.10 - 0.05	.008 + .004 - .002




P28L-60A1

48NR-625B (2/92)

32-Pin SOP (525 mil)

Item	Millimeters	Inches
A	20.61 max	.812 max
B	0.78 max	.031 max
C	1.27 [TP]	.050 [TP]
D	0.40 +0.10 -0.05	.016 +.004 -.003
E	0.05 ± 0.05	.002 ± .002
F	2.85 max	.113 max
G	2.7	.106
H	14.1 ± 0.3	.555 ± .012
I	11.3	.445
J	1.4	.055
K	0.20 +0.10 -0.05	.008 +.004 -.002
L	0.8 ± 0.2	.031 +.009 -.008
M	0.12	.005






S32GM-60-625A-1

831H-6227B (10/90)

40-Pin Plastic DIP (600 mil)

Item	Millimeters	Inches
A	53.34 max	2.100 max
B	15.24 [TP]	.600 [TP]
C	13.2	.520
D	5.72 max	.225 max
E	4.31 max	.170 max
F	3.6 ±0.3	.142 ±.012
G	2.54 max	.100 max
H	2.54 [TP]	.100 [TP]
I	1.2 min	.047 min
J	0.51 min	.020 min
K	0.50 ±0.10	.020 ±.004
L	0.25 +0.10 -0.05	.010 +.004 -.002
M	0.25	.010



P40C-100-600A




83vQ-6140B (6/89)

Package Drawings

40-Pin Ceramic DIP (600 mil)

Item	Millimeters	Inches
A	53.34 max	2.100 max
B	2.54 max	.100 max
C	2.54 (TP)	.100 (TP)
D	0.46 ± 0.05	.018 ± .002
F	0.92 min	.036 min
G	3.5 ± 0.3	.138 ± .012
H	1.0 min	.039 min
I	2.64	.104
J	4.57 max	.180 max
K*	15.24 (TP)	.600 (TP)
L	14.93	.588
M	0.25 ± 0.05	.010 +.002 -.003
N	0.25	.010

* Item K to center of leads when formed parallel.




P40D-100-600A

49NR-526B (2/92)

44-Pin PLCC

Item	Millimeters	Inches
A	17.5 ±0.2	.689 ±.008
B	16.58	.653
C	16.58	.653
D	17.5 ±0.2	.689 ±.008
E	1.94 ±0.15	.076 ±.006
F	0.6	.024
G	4.4 ±0.2	.173 ±.008
H	2.8 ±0.2	.110 ±.008
I	0.9 min	.035 min
J	3.4	.134
K	1.27 (TP)	.050 (TP)
M	0.40 ±0.10	.016 ±.004
N	0.12	.005
P	15.50 ±0.20	.610 ±.008
Q	0.15	.006
T	0.8 radius	.031 radius
U	0.20 +0.10 -0.05	.008 +.004 -.002




P44L-50A1-1

3/90 83YL-5804B


Package Drawings

52-Pin Plastic QFP

Item	Millimeters	Inches
A	17.6 ± 0.4	.693 ± .016
B	14.0 ± 0.2	.551 + .009 - .008
C	14.0 ± 0.2	.551 + .009 - .008
D	17.6 ± 0.4	.693 ± .016
F	1.0	.039
G	1.0	.039
H	0.40 ± 0.10	.016 + .004 - .005
I	0.20	.008
J	1.0 (TP)	.039 (TP)
K	1.8 ± 0.2	.071 + .008 - .009
L	0.8 ± 0.2	.031 + .009 - .008
M	0.15 + 0.10 - 0.05	.006 + .004 - .003
N	0.15	.006
P	2.7	.106
Q	0.1 ± 0.1	.004 ± .004
R	0.1 ± 0.1	.004 ± .004
S	3.0 max	.119 max



Enlarged detail of lead end






P52QC-100-3B6

49NR-493B (11/91)

68-Pin Ceramic PGA (A Outline)

Item	Millimeters	Inches
A	27.94 ± 0.4	1.100 ^{+ .016} - .015
D	27.94 ± 0.4	1.100 ^{+ .016} - .015
E	1.25	.049
F	2.54 (TP)	.100 (TP)
G	2.8 ± 0.3	.110 ^{+ .012} - .011
H	0.5 min	.019 min
I	2.94	.116
J	4.57 max	.180 max
K	1.2 ± 0.2 dia	.047 ^{+ .008} - .007
L	0.46 ± 0.05 dia	.018 ^{+ .002} - .001
M	0.5	.020
T	3.0 rad	.118 rad
U	12.0	.472






X68RW-100A

49NR-527B (2/82)

68-Pin Ceramic PGA (A-1 Outline)

Item	Millimeters	Inches
A	27.94 ± 0.4	1.100 ^{+ .016} - .015
D	27.94 ± 0.4	1.100 ^{+ .016} - .015
E	1.27	.050
F	2.54 (TP)	.100 (TP)
G	2.8 ± 0.3	.110 ^{+ .012} - .011
H	0.5 min	.019 min
I	2.70	.106
J	4.57 max	.180 max
K	1.2 ± 0.2 dia	.047 ^{+ .008} - .007
L	0.46 ± 0.05 dia	.018 ^{+ .002} - .001
M	0.5	.020





X68R-100A-1

49NR-528B (2/92)

68-Pin PLCC

Item	Millimeters	Inches
A	25.2 ±0.2	.992 ±.008
B	24.20	.953
C	24.20	.953
D	25.2 ±0.2	.992 ±.008
E	1.94 ±0.15	.076 ^{+0.007} _{-.006}
F	0.6	.024
G	4.4 ±0.2	.173 ^{+0.009} _{-.008}
H	2.8 ±0.2	.110 ^{+0.009} _{-.008}
I	0.9 min	.035 min
J	3.4	.134
K	1.27 (TP)	.050 (TP)
M	0.40 ±0.10	.016 ^{+0.004} _{-.005}
N	0.12	.005
P	23.12 ±0.20	.910 ^{+0.009} _{-.008}
Q	0.15	.006
T	0.8 radius	.031 radius
U	0.20 ^{+0.10} _{-.05}	.008 ^{+0.004} _{-.002}






P68L-50A1-1

(2/90)
83YL-5561B

80-Pin Plastic QFP



Item	Millimeters	Inches
A	17.2 ± 0.4	.677 ± .016
B	14.0 ± 0.2	.551 + .009 - .008
C	14.0 ± 0.2	.551 + .009 - .008
D	17.2 ± 0.4	.677 ± .016
F	0.8	.031
G	0.8	.031
H	0.30 ± 0.10	.012 + .004 - .005
I	0.13	.005
J	0.65 (TP)	.026 (TP)
K	1.6 ± 0.2	.063 ± .008
L	0.8 ± 0.2	.031 + .009 - .008
M	0.15 + 0.10 - 0.05	.006 + .004 - .003
N	0.15	.006
P	2.7	.106
Q	0.1 ± 0.1	.004 ± .004
R	0.1 ± 0.1	.004 ± .004
S	3.0 max	.119 max




S80GC-65-3B9-1

49NR-591B (12/91)

132-Pin Ceramic PGA



Locator Pin



Item	Millimeters	Inches
A	35.56 ±0.4	1.400 ^{+0.016} _{-0.015}
D	35.56 ±0.4	1.400 ^{+0.016} _{-0.015}
E	1.27	.050
F	2.54 (TP)	.100 (TP)
G	2.8 ±0.3	.110 ^{+0.012} _{-0.011}
H	0.5 min	.019 min
I	2.9	.114
J	4.57 max	.180 max
K	ø1.2 ±0.2	ø.047 ^{+0.008} _{-0.007}
L	ø0.46 ±0.05	ø.018 ^{+0.002} _{-0.001}
M	0.5	.020

X132R-100A

6/89
83YL-5817B

FIELD SALES OFFICES

NORTHERN CALIFORNIA REGION

401 Ellis Street
P.O. Box 7241
Mountain View, CA 94039
TEL: 415-965-6200
FAX: 415-965-6683

WESTERN REGION

One Embassy Centre
9020 S.W. Washington
Square Road
Suite 400
Tigard, OR 97223
TEL: 503-671-0177
FAX: 503-643-5911

Encino Office Park Two
6345 Balboa Blvd.
Suite 240

Encino, CA 91316
TEL: 818-342-3112
FAX: 818-342-0842

200 E. Sandpointe
Bldg. 8

Suite 150
Santa Ana, CA 92707
TEL: 714-546-0501
FAX: 714-432-8793

14001 East Iliff Avenue
Suite 411
Aurora, CO 80014
TEL: 303-755-6353
FAX: 303-755-6728

CENTRAL REGION

1500 West Shure Drive
Suite 250
Arlington Heights, IL 60004
TEL: 708-388-3600
FAX: 708-577-9219

Auto Sales & Tech. Ctr.
Regent Court
16800 Executive Drive
Suite 143E
Dearborn, MI 48126
TEL: 313-336-5225
FAX: 313-336-7922

201 E. Big Beaver Road
Suite 350
Troy, MI 48084
TEL: 313-680-0506
FAX: 313-680-1015

7760 France Ave. So.
Suite 1015
Minneapolis, MN 55435
TEL: 612-844-0209
FAX: 612-844-0509

1105 Schrock Road
Suite 515
Columbus, OH 43229
TEL: 614-436-1778
FAX: 614-436-1769

CENTRAL REGION [cont]

30050 Chagrin Blvd.
Suite 120
Pepper Pike, OH 44124
TEL: 216-831-0067
FAX: 216-831-0758

16475 Dallas Parkway
Suite 380
Dallas, TX 75248
TEL: 214-250-4522
FAX: 214-931-8680

12777 Jones Road
Suite 196
Houston, TX 77070
TEL: 713-955-2191
FAX: 713-955-2198

12015 Park 35 Circle
Suite 200.4
Austin, TX 78753
TEL: 512-832-1105
FAX: 512-832-0739

EASTERN REGION

901 Lake Destiny Drive
Suite 321
Maitland, FL 32751
TEL: 407-875-1145
FAX: 407-875-0962

The Centre at Stirling
and Palm
9900 Stirling Road
Suite 206
Cooper City, FL 33024
TEL: 305-436-8114
FAX: 305-436-8116

6625 The Corners Parkway
Suite 210
Norcross, GA 30092
TEL: 404-447-4409
FAX: 404-447-8228

One Natick Executive Park
Natick, MA 01760
TEL: 508-650-4100
FAX: 508-655-1605

2525 Meridian Parkway
Suite 320
Durham, NC 27713
TEL: 919-544-4132
FAX: 919-544-4109

EASTERN REGION [cont]

200 Perinton Hills
Office Park
Fairport, NY 14450
TEL: 716-425-4590
FAX: 716-425-4594

300 Westage Business Center
Suite 200
Fishkill, NY 12524
TEL: 914-897-2101
FAX: 914-897-2215

8 Neshaming Interplex
Suite 105
Trevose, PA 19047
TEL: 215-244-8196
FAX: 215-244-9071

One Windsor Plaza
7535 Windsor Drive
Suite B101
Allentown, PA 18195-1014
TEL: 215-391-9094
FAX: 215-391-9107

NEC

NEC Electronics Inc.

CORPORATE HEADQUARTERS

401 Ellis Street
P.O. Box 7241
Mountain View, CA 94039
TEL 415-960-6000
TLX 3715792

For literature, call toll-free 7 a.m. to 6 p.m. Pacific time:

1-800-632-3531

DOC NO. 50052-1

©1992 NEC Electronics Inc./Printed in U.S.A.