

# VT82C691

# **Apollo Pro**

66 / 100 MHz
Single-Chip Socket-8 / Slot-1 North Bridge
for Desktop and Mobile PC Systems
with AGP and PCI
plus Advanced ECC Memory Controller
supporting SDRAM, EDO, and FPG

Preliminary Revision 1.0 July 16, 1998

VIA TECHNOLOGIES, INC.

### **Copyright Notice:**

Copyright © 1997, 1998 VIA Technologies Incorporated. Printed in the United States. ALL RIGHTS RESERVED.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated.

VT82C585, VT82C586B, VT82C587, VT82C590, VT82C595, VT82C596, VT82C597, VT82V597AT, VT82C598, VT82C598AT, VT82C680, VT82C685, VT82C686, VT82C687, VT82C691, Mobile South, Super South, Apollo VP, Apollo VP2, Apollo VP3, Apollo MVP3, Apollo P6, and Apollo Pro may only be used to identify products of VIA Technologies.

PS/2™ is a registered trademark of International Business Machines Corp.

Pentium<sup>™</sup>, P54C<sup>™</sup>, P55C<sup>™</sup>, and MMX<sup>™</sup> are registered trademarks of Intel Corp.

Cyrix6<sub>x</sub>86<sup>™</sup> is a registered trademark of Cyrix Corp.

AMD5<sub>K</sub>86<sup>™</sup>, AMD6<sub>K</sub>86<sup>™</sup>, AMD-K5<sup>™</sup>, and AMD-K6<sup>™</sup> are registered trademarks of Advanced Micro Devices Corp.

Windows 95<sup>™</sup> and Plug and Play<sup>™</sup> are registered trademarks of Microsoft Corp.

PCl™ is a registered trademark of the PCl Special Interest Group.

VESA™ is a trademark of the Video Electronics Standards Association.

All trademarks are the properties of their respective owners.

### **Disclaimer Notice:**

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable to the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

### Offices:

**USA Office:** 

1045 Mission Court Fremont, CA 94539

USA

Tel: (510) 683-3300 Fax: (510) 683-3301 Taipei Office:

8<sup>th</sup> Floor, No. 533 Chung-Cheng Road, Hsin-Tien

Taipei, Taiwan ROC Tel: (886-2) 218-5452 Fax: (886-2) 218-5453

### **Online Services:**

Home Page: <a href="http://www.via.com.tw">http://www.via.com.tw</a> (Taiwan) -or- <a href="http://www.viatech.com">http://www.viatech.com</a> (USA)

FTP Server: <a href="ftp.via.com.tw">ftp.via.com.tw</a> (Taiwan)

BBS: 886-2-2185208



## **REVISION HISTORY**

Document Release	Date	Revision	Initials
0.1	11/11/97	Initial internal release based on Apollo MVP3 Data Sheet Revision 0.5 Replaced CPU interface pin descriptions from Apollo P6 Data Sheet	DH
0.2	12/15/97	Incorporated changes based on internal document review Added preliminary pinouts Updated mechanical specification to reflect 492-ball BGA	DH
0.3	12/18/97	Updated pinouts to proposed pinout	DH
0.4	1/30/98	Updated pinouts to final pinout Fixed CPU/DRAM Frequency strapping options (moved to MECC0 and 2)	DH
0.5	2/13/98	Updated feature bullets Fixed GTLREF pin number in pin descriptions Moved strapping options from HA to MECC (PCLK description, Rx68-69) Updated register and bit definitions: Added Rx2C Subsystem Vendor ID and Rx2E Subsystem ID Added clarifying note on Rx50[7] Redefined Rx51 all bits Added Rx52[7] (strap MECC4) GTL pullup enable Added Rx6B[3-1] suspend refresh rate Changed Rx6C[7] to reserved / do not program Added Rx6D[7] MAB output disable Removed Rx70[5] (no function) and added new bits Rx70[3,0], Rx73[4] Swapped 0/1 bit definition for Rx78[5] Added RxF0-F7 BIOS Scratch Registers	DH
0.6	2/17/98	Removed internal CPU frequency comment in feature bullets Added BIOS scratch registers to register summary tables Fixed typos in Rx51[5] and Rx70[0]	DH
1.0	7/16/98	Changed 586B to 596 in Apollo Pro Chipset Removed DDR, Virtual Channel, and ESDRAM feature bullets Fixed feature bullet / overview errors regarding writeback & EDO timing Changed Device 0 Rx78[4] to "Reserved, Do Not Program" Updated AGP spec support from 1.0 to 2.0	DH



## TABLE OF CONTENTS

REVISION HISTORY	l
TABLE OF CONTENTS	11
LIST OF FIGURES	III
LIST OF TABLES	IV
APOLLO PRO	1
OVERVIEW	4
PINOUTS – VT82C691 APOLLO PRO	6
PIN DESCRIPTIONS	9
REGISTERS	17
REGISTER OVERVIEW	
MISCELLANEOUS I/O	20
CONFIGURATION SPACE I/O	20
REGISTER DESCRIPTIONS	21
Device 0 Header Registers - Host Bridge	
Device 0 Configuration Registers - Host Bridge	
Host CPU Control	
DRAM Control	24
PCI Bus #1 Control	
GART / Graphics Aperture Control	
AGP Control	
Device 1 Header Registers - PCI-to-PCI Bridge	
Device 1 Configuration Registers - PCI-to-PCI Bridge	
PCI Bus #2 Control	40
ELECTRICAL SPECIFICATIONS	41
ABSOLUTE MAXIMUM RATINGS	41
DC CHARACTERISTICS	41
AC TIMING SPECIFICATIONS	41
MECHANICAL SPECIFICATIONS	47



## LIST OF FIGURES

FIGURE 1.	APOLLO PRO SYSTEM BLOCK DIAGRAM USING THE VT82C596 MOBILE SOUTH BRIDGE	4
FIGURE 2.	VT82C691 BALL DIAGRAM (TOP VIEW)	6
	VT82C691 PIN LIST (NUMERICAL ORDER)	
	VT82C691 PIN LIST (ALPHABETICAL ORDER)	
	GRAPHICS APERTURE ADDRESS TRANSLATION	
	MECHANICAL SPECIFICATIONS - 492-PIN BALL GRID ARRAY PACKAGE	



## LIST OF TABLES

TABLE 1. VT82C691 PIN DESCRIPTIONS	9
TABLE 2. VT82C691 REGISTERS	
TABLE 3. SYSTEM MEMORY MAP	24
TABLE 4. MEMORY ADDRESS MAPPING TABLE	24
TABLE 5. VGA/MDA MEMORY/IO REDIRECTION	40
TABLE 6. AC TIMING MIN / MAX CONDITIONS	41
TABLE 7. AC CHARACTERISTICS - CPU CYCLE TIMING	42
TABLE 8. AC CHARACTERISTICS - DRAM INTERFACE TIMING	43
TABLE 9. AC CHARACTERISTICS - DATA TIMING	43
TABLE 10. AC CHARACTERISTICS - PCI CYCLE TIMING	<b>4</b> 4
TABLE 11. AC CHARACTERISTICS - PCI-66 CYCLE TIMING	45
TABLE 12. AC CHARACTERISTICS - AGP (1X) CYCLE TIMING	46
TABLE 13. AC CHARACTERISTICS - AGP (2X) CYCLE TIMING	



### VIA VT82C691 Apollo Pro

66 / 100 MHz
Single-Chip Socket-8 / Slot-1 North Bridge
for Desktop and Mobile PC Systems
with AGP and PCI
plus Advanced ECC Memory Controller
supporting SDRAM, EDO, and FPG

#### AGP / PCI / ISA Mobile and Deep Green PC Ready

- Supports 3.3V and sub-3.3V interface to CPU
- Supports separately powered 3.3V (5V tolerant) interface to system memory, AGP, and PCI bus
- PC-98 compatible using VIA south bridge chips VT82C586B (208-pin PQFP) or VT82C596 (324-contact BGA) with ACPI Power Management for cost-efficient desktop applications
- Modular power management and clock control for mobile system applications
- Combine with VIA VT82C596 (Intel PIIX4 pin compatible 324-pin BGA) "Mobile South" south bridge chip for state-of-the-art mobile applications

#### • High Integration

- Single chip implementation for 64-bit Socket-8 / Slot-1-CPU, 64-bit system memory, 32-bit PCI and 32-bit AGP interfaces
- Apollo Pro Chipset: VT82C691 system controller and VT82C596 PCI to ISA bridge
- Chipset includes UltraDMA-33 EIDE, USB, and Keyboard / PS2-Mouse Interfaces plus RTC / CMOS on chip

#### • High Performance CPU Interface

- Supports Socket-8 (Intel Pentium Pro<sup>TM</sup>) and Slot-1 (Intel Pentium II<sup>TM</sup>) processors
- 66 / 100 MHz CPU external bus speed
- Built-in deskew DLL (Delay Lock Loop) circuitry for optimal skew control within and between clocking regions
- Five outstanding transactions (four In-Order Queue (IOQ) plus one input latch)
- Supports WC (Write Combining) cycles
- Dynamic deferred transaction support
- Sleep mode support
- System management interrupt, memory remap and STPCLK mechanism



#### • Full Featured Accelerated Graphics Port (AGP) Controller

Synchronous and pseudo-synchronous with the host CPU bus with optimal skew control

<u>PCI</u>	<u>AGP</u>	<u>CPU</u>	<u>Mode</u>
33 MHz	66 MHz	100 MHz	3x synchronous
33 MHz	66 MHz	66 MHz	2x synchronous

- AGP v2.0 compliant (1x and 2x transfer modes)
- Supports SideBand Addressing (SBA) mode (non-multiplexed address / data)
- Supports 133MHz 2X mode for AD and SBA signalling
- Pipelined split-transaction long-burst transfers up to 533 MB/sec
- Eight level read request queue
- Four level posted-write request queue
- Thirty-two level (quadwords) read data FIFO (128 bytes)
- Sixteen level (quadwords) write data FIFO (64 bytes)
- Intelligent request reordering for maximum AGP bus utilization
- Supports Flush/Fence commands
- Graphics Address Relocation Table (GART)
  - One level TLB structure
  - Sixteen entry fully associative page table
  - LRU replacement scheme
  - Independent GART lookup control for host / AGP / PCI master accesses
- Windows 95 OSR-2 VXD and integrated Windows 98 / NT5 miniport driver support

#### • Concurrent PCI Bus Controller

- PCI buses are synchronous / pseudo-synchronous to host CPU bus
- 33 MHz operation on the primary PCI bus
- 66 MHz PCI operation on the AGP bus
- PCI-to-PCI bridge configuration on the 66MHz PCI bus
- Supports up to five PCI masters
- Peer concurrency
- Concurrent multiple PCI master transactions; i.e., allow PCI masters from both PCI buses active at the same time
- Zero wait state PCI master and slave burst transfer rate
- PCI to system memory data streaming up to 132Mbyte/sec
- PCI master snoop ahead and snoop filtering
- Five levels (double-words) of CPU to PCI posted write buffers
- Byte merging in the write buffers to reduce the number of PCI cycles and to create further PCI bursting possibilities
- Enhanced PCI command optimization (MRL, MRM, MWI, etc.)
- Forty-eight levels (double-words) of post write buffers from PCI masters to DRAM
- Sixteen levels (double-words) of prefetch buffers from DRAM for access by PCI masters
- Delay transaction from PCI master accessing DRAM
- Read caching for PCI master reading DRAM
- Transaction timer for fair arbitration between PCI masters (granularity of two PCI clocks)
- Symmetric arbitration between Host/PCI bus for optimized system performance
- Complete steerable PCI interrupts
- PCI-2.1 compliant, 32 bit 3.3V PCI interface with 5V tolerant inputs



#### • Advanced High-Performance DRAM Controller

- DRAM interface synchronous with host CPU (66/100 MHz) or AGP (66MHz) for most flexible configuration
- Concurrent CPU, AGP, and PCI access
- FP, EDO, and SDRAM (standard speed and PC100)
- Different DRAM types may be used in mixed combinations
- Different DRAM timing for each bank
- Dynamic Clock Enable (CKE) control for SDRAM power reduction in mobile and desktop systems
- Mixed 1M / 2M / 4M / 8M / 16MxN DRAMs
- 8 banks up to 1GB DRAMs
- Flexible row and column addresses
- 64-bit data width only
- 3.3V DRAM interface with 5V-tolerant inputs
- Programmable I/O drive capability for MA, command, and MD signals
- Dual copies of MA signals for improved drive
- Optional bank-by-bank ECC (single-bit error correction and multi-bit error detection)
   or EC (error checking only) for DRAM integrity
- Two-bank interleaving for 16Mbit SDRAM support
- Two-bank and four bank interleaving for 64Mbit SDRAM support
- Supports maximum 16-bank interleave (i.e., 16 pages open simultaneously); banks are allocated based on LRU
- Independent SDRAM control for each bank
- Seamless DRAM command scheduling for maximum DRAM bus utilization
  - (e.g., precharge other banks while accessing the current bank)
- Four cache lines (16 quadwords) of CPU to DRAM write buffers
- Four quadwords of CPU to DRAM read prefetch buffers
- Read around write capability for non-stalled CPU read
- Speculative DRAM read before snoop result
- Burst read and write operation
- x-2-2-2-2-2-2 back-to-back accesses for EDO DRAM
- x-1-1-1-2-1-1-1 back-to-back accesses for SDRAM
- BIOS shadow at 16KB increment
- Decoupled and burst DRAM refresh with staggered RAS timing
- Programmable refresh rate and refresh on populated banks only
- CAS before RAS or self refresh

#### • Mobile System Support

- Independent clock stop controls for CPU / SDRAM, AGP, and PCI bus
- PCI and AGP bus clock run and clock generator control
- VTT suspend power plane preserves memory data
- Suspend-to-DRAM and Self-Refresh operation
- Dynamic clock gating for internal functional blocks for power reduction during normal operation
- Low-leakage I/O pads
- Built-in NAND-tree pin scan test capability
- 3.3V, 0.35um, high speed / low power CMOS process
- 35 x 35 mm, 492 pin BGA Package



#### **OVERVIEW**

The *Apollo Pro* is a high performance, cost-effective and energy efficient chip set for the implementation of AGP / PCI / ISA desktop and notebook personal computer systems from 66 MHz to 100 MHz based on 64-bit Socket-8 (Intel Pentium Pro) and Slot-1 (Intel Pentium-II) super-scalar processors.




Figure 1. Apollo Pro System Block Diagram Using the VT82C596 Mobile South Bridge

The Apollo-Pro chip set consists of the VT82C691 system controller (492 pin BGA) and the VT82C596 PCI to ISA bridge (324 pin BGA). The system controller provides superior performance between the CPU, DRAM, AGP bus, and PCI bus with pipelined, burst, and concurrent operation. Four cache lines (16 quadwords) of CPU to DRAM write buffers are included on chip to speed up write cycle performance.

The VT82C691 supports eight banks of DRAMs up to 1GB. The DRAM controller supports standard Fast Page Mode (FPM) DRAM, EDO-DRAM, and Synchronous DRAM (SDRAM) in a flexible mix / match manner. The Synchronous DRAM interface allows zero wait state bursting between the DRAM and the data buffers at 100 MHz. The eight banks of DRAM can be composed of an arbitrary mixture of 1M / 2M / 4M / 8M / 16MxN DRAMs. The DRAM controller also supports optional ECC (single-bit error correction and multi-bit detection) or EC (error checking) capability separately selectable on a bank-by-bank basis. The DRAM Controller can run at either the host CPU bus frequency (66 /100 MHz) or at the AGP bus frequency (66 MHz) with built-in deskew DLL timing control. Coupled with PC100 SDRAM, the VT82C691 allows implementation of the most flexible, reliable, and high-performance DRAM interface with data transfers at 66 or 100 MHz.

The VT82C691 also supports full AGP v2.0 capability for maximum bus utilization including 2x mode transfers, SBA (SideBand Addressing), Flush/Fence commands, and pipelined grants. An eight level request queue plus a four level post-write request queue with thirty-two and sixteen quadwords of read and write data FIFO's respectively are included for deep pipelined and split AGP transactions. A single-level GART TLB with 16 full associative entries and flexible CPU / AGP / PCI remapping control is also provided for operation under protected mode operating environments. Both Windows-95 VXD and Windows-98 / NT5 miniport drivers are supported for interoperability with major AGP-based 3D and DVD-capable multimedia accelerators.

The VT82C691 supports two 32-bit 3.3 / 5V system buses (one AGP and one PCI) that are synchronous / pseudo-synchronous to the CPU bus. The chip also contains a built-in bus-to-bus bridge to allow simultaneous concurrent operations on each bus. Five levels (doublewords) of post write buffers are included to allow for concurrent CPU and PCI operation. For PCI master operation, forty-eight levels (doublewords) of post write buffers and sixteen levels (doublewords) of prefetch buffers are included for concurrent PCI bus and DRAM/cache accesses. The chip also supports enhanced PCI bus commands such as Memory-Read-Line, Memory-Read-Multiple and Memory-Write-Invalid commands to minimize snoop overhead. In addition, advanced features are supported such as snoop ahead, snoop filtering, L1 write-back forward to PCI master, and L1 write-back merged with PCI post



write buffers to minimize PCI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also implemented for further improvement of overall system performance.

The 324-pin Ball Grid Array VT82C596 PCI to ISA bridge supports four levels (doublewords) of line buffers, type F DMA transfers and delay transaction to allow efficient PCI bus utilization and (PCI-2.1 compliant). The VT82C596 also includes an integrated keyboard controller with PS2 mouse support, integrated DS12885 style real time clock with extended 256 byte CMOS RAM, integrated master mode enhanced IDE controller with full scatter and gather capability and extension to UltraDMA-33 / ATA-33 for 33MB/sec transfer rate, integrated USB interface with root hub and two function ports with built-in physical layer transceivers, Distributed DMA support, and OnNow / ACPI compliant advanced configuration and power management interface.

For sophisticated notebook implementations, the VT82C691 provides independent clock stop control for the CPU / SDRAM, PCI, and AGP buses and Dynamic CKE control for powering down of the SDRAM. A separate suspend-well plane is implemented for the SDRAM control signals for Suspend-to-DRAM operation. Coupled with the VT82C596 "Mobile South" chip, a complete notebook PC main board can be implemented with no external TTLs.

The Apollo Pro chipset is ideal for high performance, high quality, high energy efficient and high integration desktop and notebook AGP / PCI / ISA computer systems.



## PINOUTS - VT82C691 APOLLO PRO

Figure 2. VT82C691 Ball Diagram (Top View)

Key	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A	GND	GD29	SBA6	SBA5	SBA3	SBA0	INIT#	HD58#	HD53#	HD63#	HD54#	HD57#	GND	HD47#	HD45#	HD34#	HD33#	HD29#	HD24#	HD23#	HD20#	HD10#	HD6#	HD5#	HD1#	GND
В	GD27	GD30	SBA7	SBA4	SBA2	GRBF#	GREQ#	HD61#	HD50#	HD56#	HD60#	HD52#	HD51#	HD42#	HD39#	HD37#	HD28#	HD30#	HD22#	HD18#	HD13#	HD12#	HD8#	HD0#	HA30	HA29
C	GD28	GD31	GND	SBS#	SBA1	GPIPE#	GGNT#	VCC3	HD48#	HD62#	HD55#	HD59#	HD46#	GND	HD36#	HD38#	HD31#	HD25#	VCC3	HD16#	HD15#	HD14#	HD4#	GND	HA26	HA31
D	GD25	GD24	GD26	GVREF	GD23	GDS1#	ST2	HD49#	HD44#	HD43#	HD32#	GTL REF	HD35#	MCLKO	HD26#	MCLKI	HD27#	HD19#	HD11#	HD9#	HD3#	CPURST#	GTL REF	HA28	HA22	HA20
E	GD18	GD19	GD21	GD22	GND	ST0	ST1	HD41#	HD40#	GCLK	AGND	VTT	GND	GND	AVCC	HCLK	AGND	HD21#	HD17#	HD7#	HD2#	GND	BREQ0#	HA23	HA25	HA19
F	GTRDY#	GFRM#	GD17	GD16	GBE3#	GND	VCC3	VCC3	VCC3	AVCC	11	12	13	14	15	16	VTT	VCC3	VCC3	VCC3	GND	HA24	HA27	HA15	HA18	HA11
G	GD13	GPAR	GSTP#	GD20	GBE2#	GND	<b>G7</b>	8	9	10							17	18	19	G20	GND	HA17	HA21	HA13	HA12	HA14
Н	GD10	GD11	VCC3	GSERR#	GIRDY#	VCC3	Н		9											Н	VCC3	HA16	HA7	VCC3	HA5	HA3
J	GD7	GD8	GD9	GD15	GDSEL#	VCC3	J	AGP											CPU	J	VCC3	HA10	HA8	HA9	HA4	BNR#
K	GD6	GD5	GDS0#	GD14	GBE1#	GD12	К	Pins		K10	11	12	13	14	15	16	K17		Pins	К	VTT	HA6	HREQ1#	HREQ0#	BPRI#	HREQ4#
L	GD3	GD2	GD4	GD1	GBE0#	L		_	_	L	GND	VCC3	GND	GND	VCC3	GND	L				L	HTRDY#	DRDY#	DEFER#	HLOCK#	HREQ2#
M	REQ3#	GNT2#	REQ2#	LOCK#	GD0	M				M	VCC3	GND	GND	GND	GND	VCC3	M				M	HREQ3#	RS2#	RS0#	HITM#	HIT#
N	GNT1#	REQ1#	GND	GNT3#	GND	N				N	GND	GND	GND	GND	GND	GND	N				N	GND	ADS#	DBSY#	RS1#	GND
P	GND	REQ0#	AD31	GNT0#	GND	P				P	GND	GND	GND	GND	GND	GND	P				P	GND	MD0	GND	MD2	MD34
R	AD30	AD29	AD28	REQ4#	GNT4#	R				R	VCC3	GND	GND	GND	GND	VCC3	R				R	MD1	MD32	MD3	MD35	MD4
Т	AD27	AD25	AD24	AD26	PCLK	T			=	T	GND	VCC3	GND	GND	VCC3	GND	T				T	MD6	MD33	MD36	MD5	MD37
U	CBE3#	AD21	AD20	AD23	AD22	5VREF	U	PCI		U10	11	12	13	14	15	16	U17		DRAM	U	VSUS	MD7	MD38	MD8	MD40	MD9
v	AD19	AD16	CBE2#	AD18	AD17	VCC3	v	Pins											Pins	v	VCC3	MD11	MD39	MD41	MD10	MD42
W	FRM#	IRDY#	VCC3	TRDY#	PAR	VCC3	W													W	VCC3	MD13	MD43	VCC3	MD12	MD44
Y	DSEL#	STOP#	SERR#	AD13	CBE1#	GND	Y7	8	9	10	-						17	18	19	Y20	GND	MD47	MD45	MD14	MD46	MD15
AA	AD15	AD14	AD11	AD12	AD8	GND	VCC3	VCC3	VCC3	MD22	11	12	13	14	15	16	5VREF	VCC3	VCC3	VCC3	GND	MECC0	MECC4	MECC5	SWEC#	RAS0#
AB	AD10	AD9	AD7	CBE0#	GND	SUST#	MD58	VSUS	MD23	MD51	MD19	MD18	GND	GND	DS3#	CAS2#	CAS6#	RAS5#	SCASD#	MAA13	MAB0	GND	MECC1	SWEA#	SCASA#	CAS4#
AC	AD6	AD5	RESET#	CRSTI#	MD30	MD27	MD26	MD55	MD21	MD54	MD50	MVREF	DS7#	DS6#	MAA2	DS2#	CAS3#	CAS7#	MAB10	MAB7	MAA11	MAA3	DS1#	RAS1#	SCASC#	DS0#
AD	AD3	AD0	GND	MD63	MD60	SUCLK	MD56	VCC3	MD49	MD16	MECC2	MECC3	GND	MAA9	MAB5	SWED#	RAS4#	MAB8	VCC3	MAA7	MAA0	MVREF	MAA4	GND	DS5#	DS4#
AE	AD4	AD1	PGNT#	MD62	MD29	MD59	MD25	MD53	MD20	MD48	MECC6	MAB12	SRASD#	MAA10	MAA12	MAB9	RAS3#	RAS6#	MAB3	MAA8	MAA1	RAS2#	CAS0#	MAA6	SRASC#	SRASB#
AF	GND	AD2	PREQ#	MD31	MD61	MD28	MD57	MD24	MD52	MD17	MECC7	MAB13	MAB11	GND	MAA5	MAB4	SWEB#	RAS7#	MAB6	MAB2	SRASA#	CAS5#	CAS1#	SCASB#	MAB1	GND



Figure 3. VT82C691 Pin List (Numerical Order)

Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Names	Pin#		Pin Name
A01 A02		GND GD29	D05 D06	IO IO	GD23 GDS1#	H03 H04	P IO	VCC3 GSERR# / PCKR#	P01 P02	P I	GND REQ0#	W25 W26	IO IO	MD12 MD44	AC23 AC24	0	DS1# RAS1# / CS1#
A03	Ι	SBA6	D07	О	ST2	H05	Ю	GIRDY#	P03	Ю	AD31	Y01	Ю	DEVSEL#	AC25	О	SCASC#
A04 A05		SBA5 SBA3	D08 D09	IO IO	HD49# HD44#	H06 H21	P P	VCC3 VCC3	P04 P05	O P	GNT0# GND	Y02 Y03	IO	STOP# SERR#	AC26 AD01	O IO	DS0# AD03
A06	I	SBA0	D10	IO	HD43#	H22	Ю	HA16	P11	P	GND	Y04	Ю	AD13	AD02	Ю	AD00
A07 A08		INIT# HD58#	D11 <b>D12</b>	IO I	HD32# GTLREF	H23 H24	IO P	HA07 VCC3	P12 P13	P P	GND GND	Y05 Y06	IO P	CBE1# GND	AD03 AD04	P IO	GND MD63
A09 A10		HD53# HD63#	D13 D14	IO O	HD35# MCLKO	H25 H26	IO IO	HA05 HA03	P14 P15	P P	GND GND	Y21 Y22	P IO	GND MD47	AD05 AD06	IO I	MD60 SUCLK
A11	Ю	HD54#	D15	Ю	HD26#	J01	Ю	GD07	P16	P	GND	Y23	Ю	MD45	AD07	Ю	MD56
A12 A13		HD57# GND	D16 D17	I IO	MCLKI HD27#	J02 J03	IO IO	GD08 GD09	P22 P23	P IO	GND MD00	Y24 Y25		MD14 MD46	AD08 AD09	P IO	VCC3 MD49
A14	Ю	HD47#	D18	Ю	HD19#	J04	Ю	GD15	P24	P	GND	Y26	Ю	MD15	AD10	Ю	MD16
A15 A16		HD45# HD34#	D19 D20	IO IO	HD11# HD09#	J05 <b>J06</b>	IO P	GDSEL# VCC3	P25 P26	IO IO	MD02 MD34	AA01 AA02	IO IO	AD15 AD14	AD11 AD12	IO IO	MECC2 / CKE2# MECC3 / CKE3#
A17		HD33#	D21	IO	HD03#	J21	P	VCC3	R01	IO	AD30	AA03	IO		AD13	P	GND
A18 A19		HD29# HD24#	D22 <b>D23</b>	0 <b>I</b>	CPURST# GTLREF	J22 J23	IO IO	HA10 HA08	R02 R03	IO IO	AD29 AD28	AA04 AA05	IO	AD12 AD08	AD14 AD15	0	MAA9 MAB5
A20 A21		HD23# HD20#	D24 D25		HA28 HA22	J24 J25		HA09 HA04	R04 R05	I	REQ4# GNT4#	AA06 AA07	P P	GND VCC3	AD16 AD17	0	SWED# / MWED# RAS4# / CS4#
A22		HD10#	D25	Ю	HA20	J26	IO	BNR#	R11	P	VCC3	AA08	P	VCC3	AD17	О	MAB8
A23 A24		HD06# HD05#	E01 E02	IO IO	GD18 GD19	K01 K02	IO IO	GD06 GD05	R12 R13	P P	GND GND	<b>AA09</b> AA10	P IO	VCC3 MD22	AD19 AD20	P	VCC3 MAA7
A25	Ю	HD01#	E03	Ю	GD21	K03	Ю	GDS0#	R14	P	GND	AA17	P	5VREF	AD21	О	MAA0
A26 B01		GND GD27	E04 E05	IO P	GD22 GND	K04 K05	IO IO	GD14 GBE1#	R15 R16	P P	GND VCC3	AA18 AA19	P P	VCC3 VCC3	AD22 AD23	P	MVREF MAA4
B02	IO	GD30	E06	О	ST0	K06	Ю	GD12	R22	Ю	MD01	AA20	P	VCC3	AD24	P	GND
B03 B04		SBA7 SBA4	E07 E08	O IO	ST1 HD41#	<b>K21</b> K22	P IO	VTT HA06	R23 R24	IO IO	MD32 MD03	AA21 AA22	P IO	GND MECC0 / CKE0#	AD25 AD26	0	DS5# DS4#
B05	Ι	SBA2	E09	IO	HD40#	K23	IO	HREO1#	R25	IO	MD35	AA23	IO	MECC4 / CKE4# MECC5 / CKE5#	AE01	Ю	AD04
B06 B07		GRBF# GREO#	E10 E11	I P	GCLK AGND	K24 K25		HREQ0# BPRI#	R26 T01	IO	MD04 AD27	AA24 AA25	0	SWEC# / MWEC#	AE02 AE03	IO O	AD01 PGNT#
B08 B09		HD61# HD50#	E12 E13	P P	VTT GND	K26 L01	IO IO	HREQ4# GD03	T02 T03	IO IO	AD25 AD24	AA26 AB01	O IO	RAS0# / CS0# AD10	AE04 AE05	IO IO	MD62 MD29
B10		HD56#	E14	P	GND	L02	IO	GD02	T04	IO	AD26	AB02		AD10 AD09	AE06		MD59
B11 B12		HD60# HD52#	E15 E16	P I	AVCC HCLK	L03 L04	IO IO	GD04 GD01	T05 T11	I P	PCLK GND	AB03 AB04	IO IO	AD07 CBE0#	AE07 AE08	IO IO	MD25 MD53
B13	Ю	HD51#	E17	P	AGND	L05	Ю	GBE0#	T12	P	VCC3	AB05	P	GND	AE09	Ю	MD20
B14 B15		HD42# HD39#	E18 E19	IO IO	HD21# HD17#	L11 L12	P P	GND VCC3	T13 T14	P P	GND GND	AB06 AB07	I	SUST# MD58	AE10 AE11	IO IO	MD48 MECC6 / CKE6#
B16	Ю	HD37#	E20	IO	HD07#	L13	P	GND	T15	P	VCC3	AB08	P	VSUS	AE12	О	MAB12
B17 B18		HD28# HD30#	E21 E22	IO P	HD02# GND	L14 L15	P P	GND VCC3	T16 T22	P IO	GND MD06	AB09 AB10	IO	MD23 MD51	AE13 AE14	0	SRASD# MAA10
B19 B20		HD22# HD18#	E23 E24	O IO	BREQ0# HA23	L16 L22	P IO	GND HTRDY#	T23 T24	IO IO	MD33 MD36	AB11 AB12	IO IO	MD19 MD18	AE15 AE16	0	MAA12 MAB9
B21	Ю	HD13#	E25	Ю	HA25	L23	Ю	DRDY#	T25	Ю	MD05	AB13	P	GND	AE17	О	RAS3# / CS3#
B22 B23		HD12# HD08#	E26 F01	IO IO	HA19 GTRDY#	L24 L25	IO I	DEFER# HLOCK#	T26 U01	IO IO	MD37 CBE3#	<b>AB14</b> AB15	P O	GND DS3#	AE18 AE19	0	RAS6# / CS6# MAB3
B24	Ю	HD00#	F02	Ю	GFRM#	L26	IO	HREQ2#	U02	Ю	AD21	AB16	O	CAS2# / DQM2#	AE20	O	MAA8
B25 B26		HA30 HA29	F03 F04	IO IO	GD17 GD16	M01 M02	O	REQ3# GNT2#	U03 U04	IO IO	AD20 AD23	AB17 AB18	0	CAS6# / DQM6# RAS5# / CS5#	AE21 AE22	0	MAA1 RAS2# / CS2#
C01	Ю	GD28	F05 F06	IO <b>P</b>	GBE3#	M03	I	REQ2#	U05	IO P	AD22	AB19	0	SCASD#	AE23	0	CAS0# / DQM0#
C02 C03		GD31 GND	F07	P P	GND VCC3	M04 M05	IO IO	LOCK# GD00	U06 U21	P	5VREF VSUS	AB20 AB21	0	MAA13 MAB0	AE24 AE25	0	MAA6 SRASC#
C04		SBS#	F08 F09		VCC3	M11	P P	VCC3	U22		MD07	AB22	P	GND MEGGI / CVE1#	AE26	0	SRASB# GND
C05 C06	I	SBA1 GPIPE#	F10	P	VCC3 AVCC	M12 M13	P	GND GND	U23 U24	Ю	MD38 MD08	AB24	О	MECC1 / CKE1# SWEA# / MWEA#		Ю	AD02
C07 C08		GGNT# VCC3	F17 F18	P P	VTT VCC3	M14 M15	P P	GND GND	U25 U26		MD40 MD09	AB25 AB26		SCASA# CAS4# / DQM4#	AF03 AF04		PREQ# MD31
C09	Ю	HD48#	F19	P	VCC3	M16	P	VCC3	V01	Ю	AD19	AC01	Ю	AD06	AF05	Ю	MD61
		HD62# HD55#	F20 F21	P P	VCC3 GND			HREQ3# RS2#	V02 V03		AD16 CBE2#	AC02 AC03		AD05 RESET#			MD28 MD57
C12	Ю	HD59# HD46#	F22 F23	Ю	HA24		Ю	RS0# HITM#	V04 V05		AD18 AD17	AC04 AC05	I	CRSTI# MD30	AF08	Ю	MD24 MD52
C13 C14		GND	F24	Ю	HA27 HA15	M25 M26		HIT#	V05 V06	P	VCC3	AC06	Ю	MD27	AF09 AF10	Ю	MD17
C15 C16		HD36# HD38#	F25 F26		HA18 HA11	N01 N02	O	GNT1# REQ1#	V21 V22	P IO	VCC3 MD11	AC07 AC08		MD26 MD55	AF11 AF12		MECC7 / CKE7# MAB13
C17	Ю	HD31#	G01	Ю	GD13	N03	P	GND	V23	Ю	MD39	AC09	Ю	MD21	AF13	О	MAB11
C18 C19		HD25# VCC3	G02 G03	IO IO	GPAR / GCKR# GSTOP#	N04 N05	O P	GNT3# GND	V24 V25		MD41 MD10	AC10 AC11		MD54 MD50	<b>AF14</b> AF15	P O	GND MAA5
C20	Ю	HD16#	G04	Ю	GD20	N11	P	GND	V26	Ю	MD42	AC12	P	MVREF	AF16	О	MAB4
C21 C22		HD15# HD14#	G05 G06	IO P	GBE2# GND	N12 N13	P P	GND GND	W01 W02	IO IO	FRAME# IRDY#	AC13 AC14		DS7# DS6#	AF17 AF18	0	SWEB# / MWEB# RAS7# / CS7#
C23	Ю	HD04# GND	<b>G21</b> G22		GND	N14 N15	P P	GND GND	<b>W03</b> W04	P	VCC3 TRDY#	AC15 AC16	О	MAA2 DS2#	AF19 AF20	0	MAB6 MAB2
C24 C25	Ю	HA26	G23	Ю	HA17 HA21	N16	P	GND	W05	Ю	PAR	AC17	О	CAS3# / DQM3#	AF21	О	SRASA#
C26 D01		HA31 GD25	G24 G25		HA13 HA12	N22 N23	P IO	GND ADS#	W06 W21	P P	VCC3 VCC3	AC18 AC19		CAS7# / DQM7# MAB10	AF22 AF23	0	CAS5# / DQM5# CAS1# / DQM1#
D02	IO	GD24	G26	IO	HA14	N24	Ю	DBSY#	W22	Ю	MD13	AC20	О	MAB7	AF24	O	SCASB#
D03 <b>D04</b>		GD26 GVREF	H01 H02		GD10 GD11	N25 N26		RS1# GND	W23 W24		MD43 VCC3	AC21 AC22		MAA11 MAA3	AF25 AF26		MAB1 GND



Figure 4. <u>VT82C691</u> Pin List (<u>Alphabetical</u> Order)

Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Names	Pin#		Pin Name
U06		5VREF	J02		GD08	AA06	P	GND	C18	Ю	HD25#	R22	Ю	MD01	AB18	О	RAS5# / CS5#
AA17		5VREF	J03		GD09	AA21	P	GND	D15		HD26#	P25	IO	MD02	AE18	0	RAS6# / CS6#
AD02 AE02		AD00 AD01	H01 H02		GD10 GD11	AB05 AB13	P P	GND GND	D17 B17	IO IO	HD27# HD28#	R24 R26		MD03 MD04	AF18 P02	O	RAS7# / CS7# REO0#
AF02		AD02	K06		GD11 GD12	AB14	P	GND	A18	IO	HD29#	T25	IO	MD05	N02	Ī	REQ1#
AD01		AD03	G01		GD13	AB22	P	GND	B18	-	HD30#	T22	Ю	MD06	M03	I	REQ2#
	IO	AD04	K04		GD14	AD03	P	GND	C17		HD31#	U22		MD07	M01	I	REQ3#
AC02 AC01	IO	AD05 AD06	J04 F04		GD15 GD16	AD13 AD24	P P	GND GND	D11 A17			U24 U26		MD08 MD09	R04 AC03	I	REQ4# RESET#
AB03		AD07	F03		GD10 GD17	AF01	P	GND	A16	Ю	HD34#	V25	Ю	MD10	M24	IO	RS0#
AA05	Ю	AD08	E01		GD18	AF14	P	GND	D13	Ю		V22	Ю	MD11	N25	Ю	RS1#
AB02		AD09	E02		GD19	AF26	P	GND	C15	IO	HD36#	W25		MD12	M23	IO	RS2#
AB01 AA03	IO	AD10 AD11	G04 E03		GD20 GD21	P04 N01	0	GNT0# GNT1#	B16 C16		HD37# HD38#	W22 Y24		MD13 MD14	A06 C05	I I	SBA0 SBA1
AA04		AD12	E04		GD22	M02		GNT2#	B15			Y26		MD15	B05	Ī	SBA2
Y04	Ю	AD13	D05		GD23	N04	O	GNT3#	E09			AD10	Ю	MD16	A05	I	SBA3
AA02		AD14	D02		GD24	R05	0	GNT4#	E08		HD41#	AF10	IO	MD17	B04	I	SBA4
	IO IO	AD15 AD16	D01 D03		GD25 GD26	G02 C06	10	GPAR/GCKR# GPIPE#	B14 D10	IO IO	HD42# HD43#	AB12 AB11	IO IO	MD18 MD19	A04 A03	I I	SBA5 SBA6
	IO	AD17	B01		GD27	B06	I	GRBF#	D09	-	HD44#	AE09		MD20	B03	Ī	SBA7
V04	Ю	AD18	C01		GD28	B07	I	GREO#	A15	Ю	HD45#	AC09	Ю	MD21	C04	I	SBS#
V01	IO	AD19	A02		GD29	H04		GSERR#/PCKR#	C13	IO	HD46#	AA10	IO	MD22	AB25	0	SCASA#
U03 U02	IO IO	AD20 AD21	B02 C02	IO IO	GD30 GD31	G03 <b>D12</b>		GSTOP# GTLREF	A14 C09	IO IO	HD47# HD48#	AB09	IO IO	MD23 MD24	AF24 AC25	0	SCASB# SCASC#
		AD21 AD22	K03		GDS0#	D12 D23	I	GTLREF	D08			AF08 AE07		MD24 MD25	AB19	ő	SCASC# SCASD#
U04	IO	AD23	D06	IO	GDS1#	F01	_	GTRDY#	B09	IO	HD50#	AC07	Ю	MD26	Y03	Ю	
T03	IO	AD24	J05		GDSEL#	D04	P		B13			AC06		MD27	AF21	0	SRASA#
T02 T04	IO	AD25 AD26	F02 C07		GFRM# GGNT#	H26 J25		HA03 HA04	B12	IO	HD52# HD53#	AF06	IO	MD28	AE26 AE25	0	SRASB# SRASC#
T01	IO IO	AD26 AD27	H05	Ю	GIRDY#	H25		HA04 HA05	A09 A11	IO IO	HD53# HD54#	AE05 AC05		MD29 MD30	AE23 AE13	o	SRASC# SRASD#
R03	IO	AD28	A01	P	GND	K22	Ю	HA06	C11	IO	HD55#	AF04	IO	MD31	E06	0	STO
	Ю	AD29	A13	P	GND	H23		HA07	B10	Ю	HD56#	R23		MD32	E07	О	ST1
		AD30	A26	P	GND	J23		HA08	A12			T23		MD33	D07	0	ST2
P03 N23	IO	AD31 ADS#	C03 C14	P P	GND GND	J24 J22		HA09 HA10	A08 C12	IO	HD58# HD59#	P26 R25		MD34 MD35	Y02 AB06	IO I	STOP# SUST#
E11	P	AGND	C24	P	GND	F26		HA11	B11			T24		MD36	AD06	I	SUCLK
E17	P	AGND	E05	P	GND	G25		HA12	B08	Ю	HD61#	T26		MD37	AB24	О	SWEA# / MWEA#
E15	P P	AVCC	E13 E14	P P	GND	G24		HA13	C10			U23	IO	MD38	AF17	0	SWEB# / MWEB#
F10 J26		AVCC BNR#	E14 E22	P P	GND GND	G26 F24		HA14 HA15	A10 M26		HD63# HIT#	V23 U25	IO	MD39 MD40	AA25 AD16	0	SWEC# / MWEC# SWED# / MWED#
K25	IO	BPRI#	F06	P	GND	H22		HA16	M25	I	HITM#	V24		MD41	W04	Ю	TRDY#
E23		BREQ0#	F21	P	GND	G22	Ю	HA17	L25	I	HLOCK#	V26		MD42	C08	P	VCC3
AE23 AF23	0	CAS0# / DQM0# CAS1# / DQM1#	G06	P P	GND GND	F25 E26	IO IO	HA18 HA19	K24 K23			W23 W26	IO IO	MD43 MD44	C19 F07	P P	VCC3 VCC3
AB16		CAS2# / DQM2#	G21 L11	P	GND	D26		HA20	L26		HREQ2#	Y23		MD45	F08	P	VCC3
AC17		CAS3# / DQM3#	L13	P	GND	G23		HA21	M22		HREQ3#	Y25		MD46	F09	P	VCC3
AB26		CAS4# / DQM4#	L14	P	GND	D25		HA22	K26		HREQ4#	Y22		MD47	F18	P	VCC3
AF22 AB17	0	CAS5# / DQM5# CAS6# / DQM6#	L16 M12	P P	GND GND	E24 F22	IO	HA23 HA24	L22 A07		HTRDY# INIT#	AE10 AD09	IO IO	MD48 MD49	F19 F20	P P	VCC3 VCC3
AC18	0	CAS0# / DOM0# CAS7# / DOM7#	M13	P P	GND GND	E25	-	HA25	W02			AC11		MD50	H03	P	VCC3
AB04		CBE0#	M14	P	GND	C25	Ю	HA26	M04		LOCK#	AB10		MD51	H06	P	VCC3
		CBE1#	M15	P	GND	F23		HA27	AD21	0	MAA0	AF09	IO	MD52	H21	P	VCC3
V03 U01		CBE2# CBE3#	N03 N05	P P	GND GND	D24 B26	IO	HA28 HA29	AE21 AC15	0	MAA1 MAA2	AE08 AC10	IO	MD53 MD54	H24 J06	P P	VCC3 VCC3
D22		CPURST#	N11	P	GND GND			HA30	AC22		MAA3			MD55	J21	P	VCC3
AC04	I	CRSTI#	N12		GND			HA31	AD23		MAA4	AD07	Ю	MD56	L12		VCC3
		DBSY#	N13	P	GND	E16	I	HCLK	AF15	0	MAA5			MD57	L15	P	VCC3
		DEFER# DEVSEL#	N14 N15	P P	GND GND	B24 A25		HD00# HD01#	AE24 AD20	0	MAA6 MAA7	AB07 AE06		MD58 MD59	M11 M16	P P	VCC3 VCC3
		DRDY#	N15 N16		GND GND	E21		HD01# HD02#	AE20		MAA8			MD60	M16 R11	P P	VCC3
AC26	О	DS0#	N22	P	GND	D21	Ю	HD03#	AD14	О	MAA9	AF05	Ю	MD61	R16	P	VCC3
AC23		DS1#	N26		GND	C23		HD04#	AE14		MAA10			MD62	T12	P	VCC3
AC16 AB15		DS2# DS3#	P01 P05	P P	GND GND	A24 A23		HD05# HD06#	AC21 AE15	0	MAA11 MAA12	AD04 AA22	_	MD63 MECC0/CKE0#	T15 V06	P P	VCC3 VCC3
		DS3# DS4#	P05 P11		GND GND		IO	HD06# HD07#	AB20		MAA12 MAA13	AB23		MECCI/CKE1#	V06 V21	P	VCC3
AD25	О	DS5#	P12	P	GND	B23	Ю	HD08#	AB21	0	MAB0	AD11	Ю	MECC2/CKE2#	W03	P	VCC3
		DS6#	P13		GND			HD09#	AF25		MAB1			MECC3/CKE3#	W06	P	VCC3
		DS7# FRAME#	P14	P P	GND	A22 D19		HD10# HD11#	AF20 AE19		MAB2 MAB3			MECC4/CKE4# MECC5/CKE5#	W21 W24	P P	VCC3 VCC3
		GBE0#	P15 P16		GND GND	B22		HD11# HD12#	AF16	0	MAB4	AE11	IO	MECC5/CKE5# MECC6/CKE6#	W 24 AA07	P P	VCC3
K05	Ю	GBE1#	P22	P	GND	B21	Ю	HD13#	AD15	ŏ	MAB5	AF11	Ю	MECC7/CKE7#	AA08	P	VCC3
		GBE2#	P24		GND	C22		HD14#	AF19	0	MAB6	AC12		MVREF	AA09	P	VCC3
	IO	GBE3# GCLK	R12		GND	C21 C20		HD15# HD16#	AC20		MAB7 MAB8	<b>AD22</b> W05		MVREF PAR	AA18	P	VCC3
E10 M05	_	GD00	R13 R14		GND GND			HD16# HD17#	AD18 AE16		MAB8 MAB9	T05	I	PCLK	AA19 AA20	P P	VCC3 VCC3
L04	Ю	GD01	R15	P	GND	B20	Ю	HD18#	AC19	О	MAB10	AE03	0	PGNT#	AD08	P	VCC3
L02		GD02	T11		GND	D18		HD19#	AF13	О	MAB11	AF03	I	PREQ#	AD19	P	VCC3
		GD03 GD04	T13 T14		GND GND	A21 E18		HD20# HD21#	AE12 AF12	0	MAB12 MAB13	AA26 AC24	0	RAS0# / CS0# RAS1# / CS1#	U21 AB08	P P	VSUS VSUS
		GD04 GD05	T16		GND	B19		HD21# HD22#	D16		MCLKI	AE22	o	RAS1# / CS1# RAS2# / CS2#	E12	P	VTT
K01	Ю	GD06	Y06	P	GND	A20	Ю	HD23#	D14	0	MCLKO	AE17	O	RAS3# / CS3#	F17	P	VTT
J01	Ю	GD07	Y21	P	GND	A19	Ю	HD24#	P23	Ю	MD00	AD17	О	RAS4# / CS4#	K21	P	VTT



## **PIN DESCRIPTIONS**

Table 1. VT82C691 Pin Descriptions


			CPU Interface
Signal Name	Pin#	<u>I/O</u>	Signal Description
ADS#	N23	В	Address Strobe. The CPU asserts ADS# in T1 of the CPU bus cycle.
BNR#	J26	В	<b>Block Next Request</b> . Used to block the current request bus owner from issuing new requests. This signal is used to dynamically control the processor bus pipeline depth.
BPRI#	K25	В	<b>Priority Agent Bus Request</b> . The owner of this signal will always be the next bus owner. This signal has priority over symmetric bus requests and causes the current symmetric owner to stop issuing new transactions unless the HLOCK# signal is asserted. The VT82C691 drives this signal to gain control of the processor bus.
DBSY#	N24	В	<b>Data Bus Busy</b> . Used by the data bus owner to hold the data bus for transfers requiring more than one cycle.
DEFER#	L24	В	<b>Defer</b> . The VT82C691 uses a dynamic deferring policy to optimize system performance. The VT82C691 also uses the DEFER# signal to indicate a processor retry response.
DRDY#	L23	В	Data Ready. Asserted for each cycle that data is transferred.
HIT#	M26	В	<b>Hit</b> . Indicates that a cacheing agent holds an unmodified version of the requested line. Also driven in conjunction with HITM# by the target to extend the snoop window.
HITM#	M25	I	<b>Hit Modified</b> . Asserted by the CPU to indicate that the address presented with the last assertion of EADS# is modified in the L1 cache and needs to be written back.
HLOCK#	L25	I	<b>Host Lock</b> . All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.
HREQ[4:0]#	K26, M22, L26, K23, K24	В	<b>Request Command.</b> Asserted during both clocks of the request phase. In the first clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.
HTRDY#	L22	В	<b>Host Target Ready</b> . Indicates that the target of the processor transaction is able to enter the data transfer phase.
RS[2:0]#	M23, N25, M24	В	Response Signals. Indicates the type of response per the table below:  RS[2:0]# Response type  000 Idle State  001 Retry Response  010 Defer Response  011 Reserved  100 Hard Failure  101 Normal Without Data  110 Implicit Writeback  111 Normal With Data
CPURST#	D22	О	CPU Reset. Reset output to CPU
INIT#	A7	0	Init. Init output to CPU.
BREQ0#	E23	О	Bus Request 0. Bus request output to CPU.



	CPU Interface (Continued)											
Signal Name	<u> Pin #</u>	<u>I/O</u>	Signal Description									
HA[31:3]	(see pinout tables)	В	<b>Host Address Bus.</b> HA[31:3] connect to the address bus of the host CPU. During CPU cycles HA[31:3] are inputs. These signals are driven by the VT82C691 during cache snooping operations.									
HD[63:0]#	(see pinout tables)	В	Host CPU Data. These signals are connected to the CPU data bus.									
GTLREF	D12, D23	P	GTL <sup>+</sup> Reference Voltage. This is the reference voltage derived from the termination voltage to the pullup resistors and determines the noise margin for the signals. This signal goes to the reference input of the GTL <sup>+</sup> sense amp on each GTL <sup>+</sup> input or I/O pin.									

Note: Clocking of the CPU and cache interfaces is performed with HCLK. See the clock pin group at the end of the pin descriptions section for descriptions of the clock input pins.

Note: The VT82C691 pinouts were defined assuming the ATX PCB layout model shown below (and general pin layout shown) as a guide for PCB component placement. Other PCB layouts (AT, LPX, and NLX) were also considered and can typically follow the same general component placement.



Power Supply



			DRAM Interface
Signal Name	Pin#	<u>I/O</u>	Signal Description
MD[63:0]	(see	В	Memory Data. These signals are connected to the DRAM data bus.
	pinout		
	tables)		Note: MD0 is internally pulled up for use in EDO memory type detection.
MECC[7:0]	AF11, AE11,	В	Multifunction Pins
/ CKE[7:0]	AA24, AA23,		1. DRAM ECC or EC Data (Rx78[0]=0)
	AD12, AD11,		2. Clock Enables. Clock enables for each DRAM bank (Rx78[0]=1)
	AB23, AA22		for powering down the SDRAMs in notebook applications.
			3. <b>Strap Options:</b> (strap pin low for 0 or high for 1 using 4.7K ohm)
			MECC0 Rx68[0] CPU Frequency ( $0 = 66 \text{ MHz}$ , $100 \text{ MHz}$ )
			MECC2 Rx69[2] DRAM Frequency (0 = CPU, 1 = AGP)
MAA[13:0]	AB20, AE15,	О	Memory Address A. DRAM address lines (two sets for better drive)
	AC21, AE14,		
	AD14, AE20,		
	AD20, AE24,		
	AF15, AD23,		
	AC22, AC15,		
N. (17 (17 (17 (17 (17 (17 (17 (17 (17 (17	AE21, AD21		
MAB[13:0]	AF12, AE12,	О	Memory Address B. DRAM address lines (two sets for better drive)
	AF13, AC19,		
	AE16, AD18,		
	AC20, AF19,		
	AD15, AF16,		
	AE19, AF20, AF25, AB21		
RAS[7:0]#	AF18, AE18,	О	Multifunction Pins
/ CS[7:0]#	AB18, AD17,	U	1. FPG/EDO DRAM: Row Address Strobe of each bank.
/ CS[7.0]#	AE17, AE22,		Synchronous DRAM: Chip select of each bank.
	AC24, AA26		2. Synchronous DRAM. Chip select of each bank
CAS[7:0]#	AC18, AB17,	О	Multifunction Pins
/ DQM[7:0]#	AF22, AB26,		1. FPG/EDO DRAM: Column Address Strobe of each byte lane.
/ DQM[/.0]#	AC17, AB16,		2. Synchronous DRAM: Data mask of each byte lane.
	AF23, AE23		2. Synomonous Bit in it. But mask of each syle lane.
SRASA#,	AF21	О	Row Address Command Indicator. For support of up to four Synchronous
SRASB#,	AE26		DRAM DIMM slots (these are not copies as each DIMM slot may have separate
SRASC#,	AE25		timing). "A" controls banks 0-1 (module 0), "B" controls banks 2-3 (module 1),
SRASD#	AE13		"C" controls banks 4-5 (module 2), and "D" controls banks 6-7 (module 3).
SCASA#,	AB25	О	Column Address Command Indicator. For support of up to three Synchronous
SCASB#,	AF24		DRAM DIMM slots (these are not copies as each DIMM slot may have separate
SCASC#,	AC25		timing). "A" controls banks 0-1 (module 0), "B" controls banks 2-3 (module 1),
SCASD#	AB19		"C" controls banks 4-5 (module 2), and "D" controls banks 6-7 (module 3).
SWEA# / MWEA#,	AB24	О	Write Enable Command Indicator. For support of up to three Synchronous
SWEB# / MWEB#,	AF17		DRAM DIMM slots (these are not copies as each DIMM slot may have separate
SWEC# / MWEC#,	AA25		timing). Multifunction pins, used as MWE# pins for FPG/EDO memory. "A"
SWED# / MWED#	AD16		controls banks 0-1 (module 0), "B" controls banks 2-3 (module 1), "C" controls
			banks 4-5 (module 2), and "D" controls banks 6-7 (module 3).
DS[7:0]#	AC13, AC14,	О	DDR SDRAM Data Strobes. Every 8 data bits share one common data strobe.
	AD25, AD26,		I.e., DS0# corresponds to MD[7:0], DS1# corresponds to MD[15:0], etc
	AB15, AC16,		
	AC23, AC26		



			PCI Bus Interface
Signal Name	Pin #	<u>I/O</u>	Signal Description
FRAME#	W1	В	<b>Frame.</b> Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.
AD[31:0]	(see pinout tables)	В	<b>Address/Data Bus.</b> The standard PCI address and data lines. The address is driven with FRAME# assertion and data is driven or received in following cycles.
CBE[3:0]#	U1, V3, Y5, AB4	В	<b>Command/Byte Enable.</b> Commands are driven with FRAME# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.
IRDY#	W2	В	<b>Initiator Ready.</b> Asserted when the initiator is ready for data transfer.
TRDY#	W4	В	<b>Target Ready.</b> Asserted when the target is ready for data transfer.
STOP#	Y2	В	<b>Stop.</b> Asserted by the target to request the master to stop the current transaction.
DEVSEL#	Y1	В	<b>Device Select.</b> This signal is driven by the VT82C691 when a PCI initiator is attempting to access main memory. It is an input when the VT82C691 is acting as a PCI initiator.
PAR	W5	В	<b>Parity.</b> A single parity bit is provided over AD[31:0] and C/BE[3:0].
SERR#	Y3	В	<b>System Error.</b> VT82C691 will pulse this signal when it detects a system error condition.
LOCK#	M4	В	Lock. Used to establish, maintain, and release resource lock.
PREQ#	AF3	I	<b>South Bridge Request.</b> This signal comes from the South Bridge. PREQ# is the South Bridge request for the PCI bus.
PGNT#	AE3	О	<b>South Bridge Grant.</b> This signal driven by the VT82C691 to grant PCI access to the South Bridge.
REQ[4:0]#	R4, M1, M3, N2, P2	Ι	PCI Master Request. PCI master requests for PCI.
GNT[4:0]#	R5, N4, M2, N1, P4	О	PCI Master Grant. Permission is given to the master to use PCI.

Note: Clocking of the PCI interface is performed with PCLK; see the clock pin group at the end of the pin descriptions section for descriptions of the clock input pins.



	AGP Bus Interface				
Signal Name	Pin#	<u>I/O</u>	Signal Description		
GFRM#	F2	В	<b>Frame (PCI transactions only).</b> Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.		
GDS0#	К3	В	<b>Bus Strobe 0 (AGP transactions only).</b> Provides timing for 2x data transfer mode on AD[15:0]. The agent that is providing the data drives this signal.		
GDS1#	D6	В	Bus Strobe 1 (AGP transactions only). Provides timing for 2x data transfer mode on AD[31:16]. The agent that is providing the data drives this signal.		
GD[31:0]	(see pinout tables)	В	<b>Address/Data Bus.</b> The standard AGP/PCI address and data lines. The address is driven with GDS0# and GDS1# assertion for AGP transfers and is driven with GFRM# assertion for PCI transfers.		
GBE[3:0]#	F5, G5, K5, L5	В	Command/Byte Enable.  AGP: These pins provide command information (different commands than for PCI) driven by the master (graphics controller) when requests are being enqueued using PIPE#. These pins provide valid byte information during AGP write transactions and are driven by the master. The target (this chip) drives these lines to "0000" during the return of AGP read data, but the state of these pins is ignored by the AGP master.  PCI: Commands are driven with GFRM# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.		
GIRDY#	Н5	В	Initiator Ready AGP: For write operations, the assertion of this pin indicates that the master is ready to provide <i>all</i> write data for the current transaction. Once this pin is asserted, the master is not allowed to insert wait states. For read operations, the assertion of this pin indicates that the master is ready to transfer a subsequent block of read data. The master is <i>never</i> allowed to insert a wait state during the initial block of a read transaction. However, it may insert wait states after each block transfers.  PCI: Asserted when the initiator is ready for data transfer.		
GTRDY#	F1	В	Target Ready: AGP: Indicates that the target is ready to provide read data for the entire transaction (when the transaction can complete within four clocks) or is ready to transfer a (initial or subsequent) block of data when the transfer requires more than four clocks to complete. The target is allowed to insert wait states after each block transfers on both read and write transactions.  PCI: Asserted when the target is ready for data transfer.		
GSTOP#	G3	В	<b>Stop</b> ( <b>PCI transactions only</b> ). Asserted by the target to request the master to stop the current transaction.		
GDSEL#	J5	В	<b>Device Select (PCI transactions only).</b> This signal is driven by the VT82C691 when a PCI initiator is attempting to access main memory. It is an input when the VT82C691 is acting as PCI initiator. Not used for AGP cycles.		

Note: Clocking of the AGP interface is performed with GCLK; see the clock pin group for descriptions of the clock input pins.

Note: PCB Layout Guidelines (reference from AGP specification)

- 1. Total motherboard trace length 10" max, trace impedance = 65 ohms  $\pm$  15 ohms, minimize signal crosstalk
- 2. Trace lengths within groups matched to within 2 inches or better

Groups are:

- a. GDS0#, GD15-0, GBE1-0#
- b. GDS1#, GD31-16, GBE3-2#
- c. SBS#, SBA7-0
- 3. Ground isolation should be provided around GDS0# and GDS1# to prevent crosstalk with GD[31:0]. Ideally ground traces should be provided adjacent to GDSn# on the same signal layer, but at a minimum wider spaces should be provided on either side (e.g., 16 mil spaces on either side of GDSn# if GDSn# signal traces are 8 mil).



AGP Bus Interface (continued)					
Signal Name	<u> Pin #</u>	<u>10</u>	Signal Description		
GPIPE#	C6	I	<b>Pipelined Request.</b> Asserted by the master (graphics controller) to indicate that a full-width request is to be enqueued by the target VT82C691. The master enqueues one request each rising edge of GCLK while PIPE# is asserted. When PIPE# is deasserted no new requests are enqueued across the AD bus.		
GRBF#	В6	I	<b>Read Buffer Full.</b> Indicates if the master (graphics controller) is ready to accept previously requested low priority read data. When RBF# is asserted, the VT82C691 will not return low priority read data to the master.		
SBA[7:0]	B3, A3, A4, B4, A5, B5, C5, A6	Ι	<b>SideBand Address.</b> Provides an additional bus to pass address and command information from the master (graphics controller) to the target (the VT82C691). These pins are ignored until enabled.		
SBS#	C4	I	<b>Sideband Strobe.</b> Provides timing for SBA[7:0] (driven by the master)		
ST[2:0]	D7, E7, E6	0	<ul> <li>Status (AGP only). Provides information from the arbiter to a master to indicate what it may do. Only valid while GGNT# is asserted.</li> <li>000 Indicates that previously requested low priority read or flush data is being returned to the master (graphics controller).</li> <li>001 Indicates that previously requested high priority read data is being returned to the master.</li> <li>010 Indicates that the master is to provide low priority write data for a previously enqueued write command.</li> <li>011 Indicates that the master is to provide high priority write data for a previously enqueued write command.</li> <li>100 Reserved. (arbiter must not issue, may be defined in the future).</li> <li>101 Reserved. (arbiter must not issue, may be defined in the future).</li> <li>110 Reserved. (arbiter must not issue, may be defined in the future).</li> <li>111 Indicates that the master (graphics controller) has been given permission to start a bus transaction. The master may enqueue AGP requests by asserting PIPE# or start a PCI transaction by asserting GFRM#. ST[2:0] are always outputs from the VT82C691 and inputs to the master.</li> </ul>		
GREQ#	В7	I	Request. Master request for AGP.		
GGNT#	C7	О	<b>Grant.</b> Permission is given to the master to use AGP.		
GPAR / GCKRUN#	G2	IO O	Rx78[1]=0: <b>AGP Parity.</b> A single parity bit is provided over GD[31:0] and GBE[3:0]. Rx78[1]=1: <b>AGP Clock Run.</b> Used to stop the AGP bus clock to reduce bus power usage.		
GSERR# / PCKRUN#	H4	IO O	Rx78[1]=0: <b>AGP System Error.</b> The VT82C691 will pulse this signal when it detects a system error condition. Rx78[1]=1: <b>PCI Clock Run</b> . Used to stop the PCI bus clock to reduce bus power usage.		

Note: For PCI operation on the AGP bus, the following pins are not required:

- PERR# (parity and error reporting not required on transient data devices such as graphics controllers)
- LOCK# (no lock requirement on AGP)
- IDSEL (internally connected to AD16 on AGP-compliant masters)

Note: Separate system interrupts are not provided for AGP. The AGP connector provides interrupts via PCI bus INTA-B#.

Note: The AGP bus supports only one master directly (REQ[3:0]# and GNT[3:0]# are not provided). External logic is required to implement additional master capability. Note that the arbitration mechanism on the AGP bus is different from the PCI bus.

Note: A separate reset is not required for the AGP bus (RESET# resets both PCI and AGP buses)

Note: Two mechanisms are provided by the AGP bus to enqueue master requests: PIPE# (to send addresses multiplexed on the AD lines) and the SBA port (to send addresses unmultiplexed). AGP masters implement one or the other or select one at initialization time (they are not allowed to change during runtime). Therefore only one of the two will be used and the signals associated with the other will not be used. Therefore the 691 has an internal pullup on RBF# to maintain it in the de-asserted state in case it is not implemented on the master device.



Clock / Reset Control						
Signal Name	<u> Pin #</u>	<u>I/O</u>	Signal Description			
HCLK	E16	I	<b>lost Clock.</b> This pin receives the host CPU clock. This clock is used by all VT82C691 bgic that is in the host CPU domain. The memory interface logic will also use this clock if elected (memory system timing can alternately be selected to use the AGP bus clock). he CPU clock must lead the AGP clock by $0.2 \pm 0.5$ nsec.			
MCLKI	D16	I	Memory Clock In.			
MCLKO	D14	0	Memory Clock Out.			
GCLK	E10	I	<b>AGP Clock.</b> This pin receives the AGP bus clock. This clock is used by all VT82C691 logic that is in the AGP clock domain. The AGP clock must be synchronous / pseudo-synchronous to the host CPU clock (selectable as shown in the table below). The CPU clock must lead the AGP clock by $0.2 \pm 0.5$ nsec.			
PCLK	T5	I	CI Clock. This pin receives a buffered host clock divided-by-2 or 3. See strapping ption on MECC0 (strapping options can be read back in configuration register 68). This cock is used by all of the VT82C691 logic that is in the PCI clock domain. This clock put must be 33 MHz maximum to comply with PCI specification requirements and must exprehenous with the host CPU clock, HCLK, with an HCLK:PCLK frequency ratio of 1 or 3:1 as shown in the table below. The host CPU clock must lead the PCI clock by 5 ± 0.5 nsec.			
			Typical Clock Frequency CombinationsRx68[0]ModeHost ClockAGP ClockPCI Clock02x66 MHz66 MHz33 MHz13x100 MHz66 MHz33 MHz			
RESET#	AC3	I	<b>Reset.</b> Input from south bridge chip. When asserted, this signal resets the VT82C691 and sets all register bits to the default value. The same signal that connects to this pin may also be used (connected through an external inverter) to reset the ISA bus (if implemented). The rising edge of this signal is used to sample all power-up strap options (see HA25-27).			
CRSTI#	AC4	I	CPU Reset In. CPU Reset input from south bridge chip.			
CPURST#	D22	О	CPU Reset. CPU Reset output to CPU.			
INIT#	A7	О	CPU Init. Init output to CPU			
SUSCLK	AD6	I	<b>Suspend Clock.</b> For implementation of the Suspend-to-DRAM feature. Ground this pin to disable.			
SUSTAT#	AB6	I	<b>Suspend Status.</b> For implementation of the Suspend-to-DRAM feature. Connect to an external pullup to disable.			
GCKRUN# / GPAR	G2	O IO	<b>AGP Clock Run</b> (Rx78[1]=1). For implementation of AGP bus clock control for very low-power AGP bus operation. Refer to the AGP Specification for additional information.			
PCKRUN# / GSERR#	H4	O IO	<b>PCI Clock Run</b> (Rx78[1]=1). For implementation of PCI bus clock control for very low-power PCI bus operation. Refer to the PCI Mobile Design Guidelines document for additional information.			



Power and Ground					
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description		
VCC3	C8, C19, F7-9, F18-	P	<b>Power</b> for <b>Internal Logic</b> (3.3V ±5%).		
	F20, H3, H6, H21,		-		
	H24, J6, J21, L12,				
	L15, M11, M16, R11,				
	R16, T12, T15, V6,				
	V21, W3, W6, W21,				
	W24, AA7-AA9,				
	AA18-AA20, AD8,				
	AD19				
VSUS	U21, AB8	P	<b>Suspend Power</b> (3.3V ±5%). Power for SWEA-D#, RAS[7-0]#, CAS[7-0]#, SUSTAT#, SUSCLK, CKE[7:0]#.		
GND	A1, A13, A26, C3,	P	Ground		
	C14, C24, E5, E13-				
	E14, E22, F6, F21,				
	G6, G21, L11, L13-				
	L14, L16, M12-M15,				
	N3, N5, N11-N16,				
	N22, N26, P1, P5,				
	P11-16, P22, P24,				
	R12-R15, T11, T13-				
	T14, T16, Y6, Y21,				
	AA6, AA21, AB5,				
	AB13-AB14, AB22,				
	AD3, AD13, AD24,				
	AF1, AF14, AF26				
AVCC	E15, F10	P	<b>Analog Power</b> $(3.3V \pm 5\%)$ . For internal clock logic.		
AGND	E11, E17	P	Analog Ground. For internal clock logic. Connect to main ground plane.		
VTT	E12, F17, K21	P	CPU Interface Termination Voltage (1.5V ±10%).		
GTLREF	D12, D23	P	CPU Interface GTL+ Voltage Reference. 2/3 VTT ±2%		
5VREF	U6, AA17	P	<b>5V Reference</b> (5V ±5%). Used to provide 5V input tolerance.		
MVREF	AC12, AD22	P	<b>DRAM Voltage Reference.</b> 1.5V for SDR SDRAM, 1.0V for DDR SDRAM (±5%)		
GVREF	D4	P	AGP Voltage Reference. 0.39 GVCC to 0.41 GVCC. Typical value is		
			1.32V (0.40 times 3.3V). This can be provided with a resistive divider on		
			GVCC using 270 ohm and 180 ohm (2%) resistors.		



### **REGISTERS**

#### **Register Overview**

The following tables summarize the configuration and I/O registers of the VT82C691. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1's to Clear individual bits). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions following these tables for details). All offset and default values are shown in hexadecimal unless otherwise indicated.

Table 2. VT82C691 Registers

#### VT82C691 I/O Ports

Port #	I/O Port	Default	Acc
22	PCI / AGP Arbiter Disable	00	RW
CFB-8	Configuration Address	0000 0000	RW
CFF-C	Configuration Data	0000 0000	RW



### VT82C691 Device 0 Registers - Host Bridge

#### **Header Registers**

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	0691	RO
5-4	Command	0006	$\mathbf{RW}$
7-6	Status	0290	WC
8	Revision ID	nn	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved- (cache line size)	00	
D	Latency Timer	00	$\mathbf{RW}$
E	Header Type	00	RO
F	Built In Self Test (BIST)	00	RO
13-10	Graphics Aperture Base	0000 0008	$\mathbf{RW}$
14-27	-reserved- (base address registers)	00	_
28-2B	-reserved- (unassigned)	00	_
2D-2C	Subsystem Vendor ID	0000	W1
2F-2E	Subsystem ID	0000	W1
33-30	-reserved- (expan ROM base addr)	00	_
37-34	Capability Pointer	0000 00A0	RO
34-3B	-reserved- (unassigned)	00	
3C-3D	-reserved- (interrupt line & pin)	00	
3E-3F	-reserved- (min gnt and max latency)	00	

#### **Device-Specific Registers**

Offset	<b>Host CPU Protocol Control</b>	Default	Acc
50	Host CPU Protocol Control 1	00	RW
51	Host CPU Protocol Control 2	00	RW
52	Dynamic Defer Timer	00	RW
53-55	-reserved- (unassigned)	00	_

Offset	DRAM Control	Default	Acc
59-58	MA Map Type	0000	RW
5A-5F	DRAM Row Ending Address:		
5A	Bank 0 Ending (HA[29:22])	01	RW
5B	Bank 1 Ending (HA[29:22])	01	RW
5C	Bank 2 Ending (HA[29:22])	01	RW
5D	Bank 3 Ending (HA[29:22])	01	RW
5E	Bank 4 Ending (HA[29:22])	01	RW
5F	Bank 5 Ending (HA[29:22])	01	RW
56	Bank 6 Ending (HA[29:22])	01	RW
57	Bank 7 Ending (HA[29:22])	01	RW
60	DRAM Type	00	RW
61	ROM Shadow Control C0000-CFFFF	00	RW
62	ROM Shadow Control D0000-DFFFF	00	RW
63	ROM Shadow Control E0000-FFFFF	00	RW
64	DRAM Timing for Banks 0,1	EC	RW
65	DRAM Timing for Banks 2,3	EC	RW
66	DRAM Timing for Banks 4,5	EC	RW
67	DRAM Timing for Banks 6,7	EC	RW
68	DRAM Control	00	RW
69	DRAM Clock Select	00	RW
6A	DRAM Refresh Counter	00	RW
6B	DRAM Arbitration Control	01	RW
6C	SDRAM Control	00	RW
6D	DRAM Control Drive Strength	00	RW
6E	ECC Control	00	RW
6F	ECC Status	00	RO

#### **Device-Specific Registers (continued)**

Offset	PCI Bus Control	Default	Acc
70	PCI Buffer Control	00	RW
71	CPU to PCI Flow Control 1	00	RW
72	CPU to PCI Flow Control 2	00	RW
73	PCI Master Control 1	00	RW
74	PCI Master Control 2	00	RW
75	PCI Arbitration 1	00	RW
76	PCI Arbitration 2	00	RW
77	Chip Test (do not program)	00	RW
78	PMU Control	00	RW
79-7D	-reserved-	00	_
7E-7F	DLL Test Mode (do not program)	00	RW
80-FF	-reserved-	00	_

Offset	GART/TLB Control	Default	Acc
83-80	GART/TLB Control	0000 0000	RW
84	Graphics Aperture Size	00	RW
85-87	-reserved- (unassigned)	00	_
8B-88	Gr. Aperture Translation Table Base	0000 0000	RW
	-reserved- (unassigned)	00	

Offset	AGP Control	Default	Acc
A0	AGP ID	02	RO
A1	AGP Next Item Pointer	00	RO
A2	AGP Specification Revision	10	RO
A3	-reserved- (unassigned)	00	_
A7-A4	AGP Status	0700 0203	RO
AB-A8	AGP Command	0000 0000	$\mathbf{R}\mathbf{W}$
AC	AGP Control	00	$\mathbf{R}\mathbf{W}$
AD-AF	-reserved- (unassigned)	00	

Offset	Miscellaneous Control	Default	Acc
B0-EF	-reserved- (unassigned)	00	—
F0-F7	BIOS Scratch Registers	00	RW
F8-FB	-reserved- (unassigned)	00	_
FD-FF	Reserved (do not program)	0000 0000	RW



### VT82C691 Device 1 - PCI-to-PCI Bridge

#### **Header Registers**

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	8691	RO
5-4	Command	0007	RW
7-6	Status	0220	WC
8	Revision ID	nn	RO
9	Program Interface	00	RO
Α	Sub Class Code	04	RO
В	Base Class Code	06	RO
C	-reserved- (cache line size)	00	_
D	Latency Timer	00	RW
Е	Header Type	01	RO
F	Built In Self Test (BIST)	00	RO
10-17	-reserved- (base address registers)	00	_
18	Primary Bus Number	00	RW
19	Secondary Bus Number	00	RW
1A	Subordinate Bus Number	00	RW
1B	-reserved- (secondary latency timer)	00	_
1C	I/O Base	F0	RW
1D	I/O Limit	00	RW
1F-1E	Secondary Status	0000	RO
21-20	Memory Base	FFF0	RW
23-22	Memory Limit (Inclusive)	0000	$\mathbf{RW}$
25-24	Prefetchable Memory Base	FFF0	RW
27-26	Prefetchable Memory Limit	0000	RW
28-3D	-reserved- (unassigned)	00	
3F-3E	PCI-to-PCI Bridge Control	00	RW

### **Device-Specific Registers**

<b>Offset</b>	PCI Bus #2 Control	<u>Default</u>	Acc
40	CPU-to-PCI Flow Control 1	00	RW
41	CPU-to-PCI Flow Control 2	00	RW
42	PCI Master Control	00	RW
43-4F	-reserved- (unassigned)	00	_



#### Miscellaneous I/O

One I/O port is defined in the VT82C691: Port 22.

Port 22	2 – PCI Arbiter DisableRW
7-2	<b>Reserved</b> always reads 0
1	PCI #2 (AGP) Arbiter Disable
	0 Respond to GREQ# signaldefault
	1 Do not respond to GREQ# signal
0	PCI #1 Arbiter Disable
	0 Respond to all REQ# signalsdefault
	1 Do not respond to any REQ# signals, including
	PREQ#

This port can be enabled for read/write access by setting bit-7 of Device 0 Configuration Register 78.

#### **Configuration Space I/O**

All registers in the VT82C691 (listed above) are addressed via the following configuration mechanism:

#### Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

Port CI	FB-CF8 - Configuration AddressRW
31	<b>Configuration Space Enable</b>
	0 Disableddefault
	1 Convert configuration data port writes to
	configuration cycles on the PCI bus
30-24	<b>Reserved</b> always reads 0
23-16	PCI Bus Number
	Used to choose a specific PCI bus in the system
15-11	Device Number
	Used to choose a specific device in the system
	(devices 0 and 1 are defined for the VT82C691)
10-8	Function Number
	Used to choose a specific function if the selected
	device supports multiple functions (only function 0 is
	defined for the VT82C691).
7-2	Register Number (also called the "Offset")
	Used to select a specific DWORD in the VT82C691
	configuration space
1-0	Fixedalways reads 0
Port CF	FF-CFC - Configuration DataRW

Refer to PCI Bus Specification Version 2.1 for further details on operation of the above configuration registers.



#### **Register Descriptions**

#### **Device 0 Header Registers - Host Bridge**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number, function number, and <u>device number</u> equal to <u>zero</u>.

Device (	0 Offs	et 1-0 - Vendor IDRO
15-0		ode (reads 1106h to identify VIA Technologies)
Device (	0 Offs	et 3-2 - Device IDRO
		<b>ode</b> (reads 0691h to identify the VT82C691)
Device (	0 Offs	et 5-4 - CommandRW
15-10		
9	Fast	Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agentdefault
	1	Fast back-to-back transactions allowed to
		different agents
8	SER	R# EnableRO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
		R# is used to report parity errors if bit-6 is set).
7	Addı	ress / Data SteppingRO
	0	Device never does steppingdefault
	1	Device always does stepping
6	Parit	ty Error ResponseRW
	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5	VGA	Palette SnoopRO
	0	Treat palette accesses normallydefault
	1	Don't respond to palette accesses on PCI bus
4	Mem	nory Write and Invalidate CommandRO
	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	Speci	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
	1	Monitors special cycles
2	Bus I	MasterRO
	0	Never behaves as a bus master
	1	Can behave as a bus masterdefault
1	Mem	nory SpaceRO
	0	Does not respond to memory space
	1	Responds to memory spacedefault
0	I/O S	SpaceRO
	0	Does not respond to I/O spacedefault
	1	Responds to I/O space

<b>Device</b> (	0 Offs	et 7-6 - StatusRWC
15	Detec	eted Parity Error
	0	No parity error detecteddefault
	1	Error detected in either address or data phase.
		This bit is set even if error response is disabled
		(command register bit-6)write one to clear
14	Signa	lled System Error (SERR# Asserted)
		always reads 0
13	_	lled Master Abort
	0	No abort received default
	1	Transaction aborted by the master
10	D	write one to clear
12	()	ived Target Abort  No abort receiveddefault
	1	Transaction aborted by the target
	1	write 1 to clear
11	Siana	aled Target Abortalways reads 0
11	0	Target Abort never signaled
10-9		SEL# Timing
10 >	00	Fast
	01	Mediumalways reads 01
	10	Slow
	11	Reserved
8	Data	Parity Error Detected
	0	No data parity error detected default
	1	Error detected in data phase. Set only if error
		response enabled via command bit-6 = 1 and
		VT82C691 was initiator of the operation in
		which the error occurredwrite one to clear
7		Back-to-Back Capablealways reads 1
6	Rese	· · · · · · · · · · · · · · · · · · ·
5		Hz Capable always reads 0
4		orts New Capability listalways reads 1
3-0	Rese	rvedalways reads 0
Device (	0 Offs	et 8 - Revision IDRO
7-0		CC691 Chip Revision Code
		•
<b>Device</b> (	0 Offs	et 9 - Programming InterfaceRO
7-0	Inter	face Identifieralways reads 00
Davisa	n Offa	ot A. Sub Class Code DO
		et A - Sub Class CodeRO
7-0	Sub (	Class Codereads 00 to indicate Host Bridge
Device (	0 Offs	et B - Base Class CodeRO
7-0		Class Code reads 06 to indicate Bridge Device
, 0	Dusc	crass codereads of to marcure Bridge Device
Device (	0 Offs	et D - Latency TimerRW
Specifie	s the la	atency timer value in PCI bus clocks.
7-3	Guar	ranteed Time Slice for CPUdefault=0
2-0		rved (fixed granularity of 8 clks) always read 0
_ ~		2-1 are writeable but read 0 for PCI specification
		atibility. The programmed value may be read
		in Offset 75 bits 5-4 (PCI Arbitration 1).



#### **Device 0 Host Bridge Header Registers (continued)**

Device (	<u>0 Off</u>	set F	C - H	eade	er Ty	vpe	•••••	•••••	RO
7-0	Hea	der '	Тур	e Co	de		rea	ds 00	: single function
ъ.	0 00			•••		10.75		DICE	no.
Device (									)RO
7	BIS	T Su	ppo	rted	1	reads	s 0:	no sup	pported functions
6-0	Res	erve	d						always reads 0
D	0 O C	4 1	2 10		1	•		.4 1	D DAY
					_		_		BaseRW
									ss <b>Bits</b> def=0
27-20	Low	ver P	rogi	ramı	nabl	le Ba	ise A	ddre	ss Bits def=0
	The	se b	its	beha	ve a	as i	f ha	rdwir	ed to 0 if the
	corr	espo	ndin	g G	raphi	ics A	Aper	ture S	Size register bit
		vice					_		_
	2.7	26	25	24	23	22	21	20	(This Register)
		<u>6</u>						0	(Gr Aper Size)
		RW						_	1M
		RW							2M
		RW						0	4M
							_	-	
		RW				•	0	0	8M
		RW			-	0	0	0	16M
		RW			0	0	0	0	32M
		RW	•	_	0	0	0	0	64M
		0	-	-	0	0	0	0	128M
	0	0	0	0	0	0	0	0	256M
19-0	Res	erve	d					alv	vays reads 00008
Note:	The	loca							defined by this

Device 0 Offset 2D-2C - Subsystem Vendor IDR/W1
<b>15-0 Subsystem Vendor ID</b> default = 0
This register may be written once and is then read only.
Device 0 Offset 2F-2E – Subsystem IDR/W1
<b>15-0 Subsystem ID</b> default = 0
This register may be written once and is then read only.
Device 0 Offset 37-34 - Capability PointerRO
Contains an offset from the start of configuration space.
31-0 AGP Capability List Pointer always reads A0h

register are prefetchable.



<u>Device 0 Configuration Registers - Host Bridge</u> These registers are normally programmed once at system initialization time.

#### **Host CPU Control**

Device 0 Offset 50 – Host CPU Protocol Control 1RW	Device 0 Offset 51 – Host CPU Protocol Control 2 RW
7 CPU Hardwired IOQ (In Order Queue) Size Default per strap on pin MECC3 / CKE3. During reset, HA7 is driven low if MECC3 is sampled low. This register can be written 0 to restrict the chip to one level of IOQ.  0 1-Level 1 4-Level	7 CPU Read DRAM 0ws for Back-to-Back Read Transactions  0 Disable
6 Read-Around-Write 0 Disabledefault	at least 1T idle time between read transactions.  6 CPU Write DRAM 0ws for Back-to-Back Write
1 Enable 5 I/O Write Deferable 0 Disabledefault 1 Enable	Transactions  0 Disable
4 Defer Retry When HLOCK Active 0 Disabledefault 1 Enable	by allowing continuous 0 wait state writes for pipelined line writes ands sustained 3T single writes. If this bit is not set, there will be at least 1T idle time
3 CPU Read PCI Retry 0 Disabledefault	<ul><li>between write transactions.</li><li>DRAM Read Request Rate</li></ul>
1 Enable 2 CPU Read PCI Deferred	0 3Tdefault 1 2T
<ul><li>0 Disabledefault</li><li>1 Enable</li></ul>	4
1 CPU Read DRAM Timing 0 Start DRAM access <u>after</u> snoop phase completedefault 1 Start DRAM access <u>before</u> snoop phase complete	2 CPU Read DRAM Prefetch Buffer Depth 0 1-level prefetch buffer
O PCI Master Read DRAM Timing O Start DRAM access <u>after</u> snoop phase completedefault Start DRAM access <u>before</u> snoop phase complete	1 CPU-to-DRAM Post-Write Buffer Depth 0 1-level post-write buffer
	O Concurrent PCI Master / Host Operation  O Disable (CPU bus will be occupied (BPRI asserted) during the entire PCI operation period)
	Device 0 Offset 52 – Dynamic Defer TimeRW
	<ul> <li>7 GTL I/O Buffer Pullup default = MECC4 Strap</li> <li>0 Disable</li> <li>1 Enable</li> <li>The default value of this bit is determined by a strap on the MECC4 pin during reset.</li> </ul>
	6-5 Reservedalways reads 0

4-0 Snoop Stall Count

1-1F Snoop stall count

00 Disable dynamic defer ..... default



#### **DRAM Control**

These registers are normally set at system initialization time and not accessed after that during normal system operation. Some of these registers, however, may need to be programmed using specific sequences during power-up initialization to properly detect the type and size of installed memory (refer to the VIA Technologies 82C691 BIOS porting guide for details).

#### Table 3. System Memory Map

<b>Space</b>		Size	Address Range	Comment
DOS	0	640K	00000000-0009FFFF	Cacheable
VGA	640K	128K	000A0000-000BFFFF	Used for SMM
BIOS	768K	16K	000C0000-000C3FFF	Shadow Ctrl 1
BIOS	784K	16K	000C4000-000C7FFF	Shadow Ctrl 1
BIOS	800K	16K	000C8000-000CBFFF	Shadow Ctrl 1
BIOS	816K	16K	000CC000-000CFFFF	Shadow Ctrl 1
BIOS	832K	16K	000D0000-000D3FFF	Shadow Ctrl 2
BIOS	848K	16K	000D4000-000D7FFF	Shadow Ctrl 2
BIOS	864K	16K	000D8000-000DBFFF	Shadow Ctrl 2
BIOS		16K	000DC000-000DFFFF	Shadow Ctrl 2
BIOS		64K	000E0000-000EFFFF	Shadow Ctrl 3
BIOS	960K	64K	000F0000-000FFFFF	Shadow Ctrl 3
Sys	1MB	_	00100000-DRAM Top	Can have hole
Bus	D Top		DRAM Top-FFFEFFF	
Init 4	4G-64K	64K	FFFEFFFF-FFFFFFF	000Fxxxx alias
Device	e 0 Offse	et 59-5	8 - DRAM MA Map Ty	rpeRW
			A Map Type (EDO/FPO	_
10 10			Column Address	3)
			Column Address	
			t Column Address	default
			t Column Address	
			t Column Address (64Mb	)
		Reser	,	,
	11x	Reser	rved	
	Bank	5/4 M	A Map Type (SDRAM)	)
			oit SDRAM	
	100	64Mb	oit SDRAM (x4, x8, x16,	4-bank x32)
		Reser	* * * * * * * * * * * * * * * * * * * *	,
	11x	Reser	ved	
12	Bank	5/4 Vi	irtual Channel Enable	default=0
11-9	Donle	716 M	A Map Type (see above	<b>.</b>
8			irtual Channel Enable	
O	Dank	. 770 1	ırtuar Chamiler Ehayle	deraun-0
7-5			A Map Type (see above	
4	Bank	1/0 Vi	irtual Channel Enable	default=0
3-1	Bank	3/2 M	A Map Type (see above	2)
				1 6 1 0

Bank 3/2 Virtual Channel Enable...... default=0

#### **Device 0 Offset 5A-5F - DRAM Row Ending Address:**

All of the registers in this group default to 01h:

Offset 5A - Bank 0 Ending (HA[30:23])RW
Offset 5B - Bank 1 Ending (HA[30:23])RW
Offset 5C - Bank 2 Ending (HA[30:23])RW
Offset 5D - Bank 3 Ending (HA[30:23])RW
Offset 5E – Bank 4 Ending (HA[30:23])RW
Offset 5F – Bank 5 Ending (HA[30:23])RW
Offset 56 – Bank 6 Ending (HA[30:23])RW
Offset 57 – Bank 7 Ending (HA[30:23])RW
lote: BIOS is required to fill the ending address registers

Note: BIOS is required to fill the ending address registers for all banks even if no memory is populated. The endings have to be in incremental order.

Device	0 Offset 60 – DRAM TypeRW
7-6	DRAM Type for Bank 7/6
	00 Fast Page Mode DRAM (FPG) default
	01 EDO DRAM (EDO)
	10 SDRAM Double Data Rate (DDR SDRAM-II)
	11 SDRAM Single Data Rate (SDR SDRAM)
5-4	DRAM Type for Bank 5/4default=FPG
3-2	DRAM Type for Bank 3/2default=FPG
1-0	DRAM Type for Bank 1/0default=FPG

**Table 4. Memory Address Mapping Table** 

#### EDO/FP DRAM

ĺ	MA:	<u>13</u>	<u>12</u>	11	10	9	8	7	<u>6</u>	<u>5</u>	4	3	2	1	0	
ı	8-bit Col		23	22	21	11	20	19	18	17	16	15	14	13	12	Row Bits
ı	(000)							10	9	8	7	6	5	4	3	Col Bits
ı	9-bit Col		<u>24</u>	23	22	21	20	19	18	17	16	15	14	13	12	Row Bits
ı	(001)						11	10	9	8	7	6	5	4	3	Col Bits
ı	10-bit Col		<u>25</u>	24	23	21	20	19	18	17	16	15	14	13	12	Row Bits
ı	(010)					22	11	10	9	8	7	6	5	4	3	Col Bits
	11-bit Col		26	25	23	21	20	19	18	17	16	15	14	13	12	Row Bits
ı	(011)				24	22	11	10	9	8	7	6	5	4	3	Col Bits
ı	12-bit Col		27	25	23	21	20	19	18	17	16	15	14	13	12	Row Bits
Į	(100)			26	24	22	11	10	9	8	7	6	5	4	3	Col Bits

#### **SDRAM**

MA:	<u>13</u>	<u>12</u>	11	10	9	8	<u>7</u>	<u>6</u>	<u>5</u>	4	<u>3</u>	2	1	0	
16Mb (0xx)			11	22	21	20	19	18	17	16	15	14	13	12	Row Bits
			11	PC	24	23	10	9	8	7	6	5	4	3	Col Bits
64Mb (100)	24	13	12	22	21	20	19	18	17	16	15	14	11	23	x4: 10 col
2/4 bank	24	13	12	PC	26	25	10	9	8	7	6	5	4	3	x8: 9 col
x4, x8, x16;															x16: 8 col
4-bank x32															x32: 8 col

"PC" = "Precharge Control" (refer to SDRAM specifications)

16Mb 11x10, 11x9, and 11x8 configurations supported

64Mb x4: 12x10 4bank, 13x10 2bank x8: 12x9 4bank, 13x9 2bank x16: 12x8 4bank, 13x8 2bank

x32: 11x8 4bank



Device 0 Offset 61 - Shadow RAM Control 1RW			Device 0 Offset 63 - Shadow RAM Control 3RW						RW
7-6		00h-CFFFFh	7-6	E000	0h-EFFFFh				
	00	Read/write disabledefault		00	Read/write	disable		d	lefault
		Write enable		01	Write enabl	e			
	10	Read enable		10	Read enable	e			
		Read/write enable		11	Read/write	enable			
5-4		0h-CBFFFh	5-4	F000	0h-FFFFFh				
	00	Read/write disabledefault		00	Read/write	disable		d	lefault
		Write enable		01	Write enabl	e			
		Read enable		10	Read enable	e			
		Read/write enable		11	Read/write	enable			
3-2		0h-C7FFFh	3-2	Mem	ory Hole				
	00	Read/write disabledefault		00	None			d	lefault
	01	Write enable		01	512K-640K				
		Read enable		10	15M-16M (	1M)			
		Read/write enable		11	14M-16M (	2M)			
1-0		0h-C3FFFh	1-0	SMI	Mapping Co	ontrol			
	00	Read/write disabledefault			SM	<u>M</u>	Non-	SMM	
		Write enable			<u>Code</u>	<u>Data</u>	Code	<u>Data</u>	
		Read enable		00	DRAM	DRAM	PCI	PCI	
	11	Read/write enable		01	DRAM	DRAM	DRAM	DRAM	
D	0.000	ACA Chala DAM Caralla DW		10	Invalid	Invalid	DRAM	PCI	
		et 62 - Shadow RAM Control 2RW		11	DRAM	DRAM	Invalid	Invalid	
7-6		00h-DFFFFh							
		Read/write disabledefault							
		Write enable							
		Read enable							
		Read/write enable							
5-4		Oh-DBFFFh							
		Read/write disabledefault							
		Write enable							
		Read enable							
		Read/write enable							
3-2		Oh-D7FFFh							
		Read/write disabledefault							
		Write enable							
		Read enable							
4 ^		Read/write enable							
1-0		0h-D3FFFh							
		Read/write disabledefault							
		Write enable							
	10	Read enable							

11 Read/write enable



<u>Device 0 Offset 64 - DRAM Timing for Banks 0,1RW</u>
Device 0 Offset 65 - DRAM Timing for Banks 2,3RW
Device 0 Offset 66 - DRAM Timing for Banks 4,5RW

Device 0 Offset 67 - DRAM Timing for Banks 6,7 .....RW

FDC / I	EDO Sattings for Desigtors 64 67
<u> </u>	<u>EDO Settings for Registers 64-67</u> RAS Precharge Time
,	0 3T
	1 4Tdefaul
6	RAS Pulse Width
	0 4T
	1 5Tdefault
5-4	CAS Read Pulse Width
	00 1T
	01 2T
	10 3Tdefault
	11 4T
	Note: EDO will not automatically reduce the CAS
	pulse width. For EDO type DRAMs, use 00 if CAS
	width $= 1$ is to be used.
3	CAS Write Pulse Width
	0 1T
	1 2Tdefaul
2	MA-to-CAS Delay
	0 1T
	1 2Tdefaul
1	RAS to MA Delay
	0 1Tdefault
	1 2T
0	<b>Reserved</b> always reads 0

SDRA	M Settings for Registers 64-67
7	<b>Precharge Command to Active Command Period</b>
	0  Trp = 2T
	1 $T_{RP} = 3T$ default
6	<b>Active Command to Precharge Command Period</b>
	0  Tras = 5T
	1 $T_{RAS} = 6T$ default
5-4	CAS Latency
	SDRAM SDRAM-II
	00 1T n/a
	01 2T n/a
	10 3T 2T, 2.5Tdefault
	11 n/a 3T
3	DDR Write Enable (SDRAM-II Only)
	0 Disable
	1 Enabledefault
2	<b>ACTIVE Command to CMD Command Period</b>
	0 2T
	1 3Tdefault
1-0	Bank Interleave
	00 No Interleave default
	01 2-way
	10 4-way
	11 Reserved



<b>Device</b>	0 Offset 68 - DRAM ControlRW	<b>Device</b>	0 Offset 6A - Refresh CounterRW
7	SDRAM Open Page Control	7-0	<b>Refresh Counter</b> (in units of 16 CPUCLKs)
	0 Always precharge SDRAM banks when		00 DRAM Refresh Disableddefault
	accessing EDO/FPG DRAMsdefault		01 32 CPUCLKs
	1 SDRAM banks remain active when accessing		02 48 CPUCLKs
	EDO/FPG banks		03 64 CPUCLKs
6	Bank Page Control		04 80 CPUCLKs
	0 Allow only pages of the same bank active def		05 96 CPUCLKs
	1 Allow pages of different banks to be active		
5	<b>EDO Pipeline Burst Rate</b>		The programmed value is the desired number of 16-
	0 X-2-2-2-2-2-2 default		CPUCLK units minus one.
_	1 X-2-2-3-2-2		
4	Reserved (do not program) default = 0		
3	EDO Test Mode	D. 1	O Official CD DDAM A 124 or 42 or Control DW
	0 Disabledefault		0 Offset 6B - DRAM Arbitration Control RW
•	1 Enable	7-6	Arbitration Parking Policy
2	Burst Refresh 0 Disabledefault		00 Park at last bus ownerdefault
			01 Park at CPU side
1	1 Enable (burst 4 times)		<ul><li>10 Park at AGP side</li><li>11 Reserved</li></ul>
1 0	<b>Reserved</b> always reads 0 <b>System Frequency Divider</b> RO	5-4	Reservedalways reads 0
U	0 CPU/PCI Frequency Ratio = 2x (66 MHz)	3-4	Suspend Refresh Rate
	1 CPU/PCI Frequency Ratio = 3x (100 MHz)	3-1	000 Refresh disable
	This bit is latched from MECC0 at the rising edge of		001 15.6 usec
	RESET#.		010 31.2 usec
Mass. 1	MDO is intermediate multiple on FDO detection		011 64.4 usec
Note:	MD0 is internally pulled up for EDO detection.		100 125 usec
			101 256 usec
			110 Reserved
<b>Device</b>	0 Offset 69 - DRAM Clock SelectRW		111 Reserved
7	DRAM Operating FrequencyRO	0	Multi-Page Open
	0 Same as CPU Frequency (66/100 MHz)		O Disable (page registers marked invalid and no
	1 Same as AGP Frequency (66 MHz)		page register update which causes non page-
	This bit is latched from MECC2 at the rising edge of		mode operation)
	RESET#.		1 Enabledefault
6-0	<b>Reserved</b> always reads 0		



Device	0 Offse	et 6C - SDRAM ControlRW
7	Reser	eved (Do Not Program) must be 0
6		M Start Cycle
	0	Concurrent with cache hit detection
		(for 66MHz operation)default
	1	After cache hit detection
		(for 100MHz operation)
5	MD-t	o-HD Pop
	0	Normaldefault
	1	Add 1T latency to improve MD setup time at
		100 MHz
4	DDR	Write-to-Read Turnaround
	0	1T Turnaround (i.e., 3T from Write command
		to Read command)default
	1	2T Turnaround
3		e RW Burst Stop Command
		Disabledefault
	1	Enable BST command to SDRAM to allow
	~~~	fast single-cycle pipeline
2-0		AM Operation Mode Select
		Normal SDRAM Modedefault
		NOP Command Enable
	010	All-Banks-Precharge Command Enable
		(CPU-to-DRAM cycles are converted
	011	to All-Banks-Precharge commands). MSR Enable
	011	CPU-to-DRAM cycles are converted to
		commands and the commands are driven on
		MA[13:0]. The BIOS selects an appropriate
		host address for each row of memory such that
		the right commands are generated on
		MA[13:0].
	100	CBR Cycle Enable (if this code is selected,
		CAS-before-RAS refresh is used; if it is not
		selected, RAS-Only refresh is used)
	101	· · · · · · · · · · · · · · · · · · ·
	11x	Reserved

Device	0 Offset 6D - DRAM Drive StrengthRW
7	MAB Output Disable
	0 Banks 0-3 use MAA; banks 4-7 use MAB def
	1 Disable MAB (all memory banks use MAA)
6-5	Delay DRAM Read Latch
	00 Disabledefault
	01 0.5 ns
	10 1.0 ns
	11 2.0 ns
4	MD Drive
	0 8 mAdefault
	1 6 mA
3	SDRAM Command Drive (SRAS#, SCAS#, SWE#)
	0 16mAdefault
	1 24mA
2	MA[2:13] / WE# Drive
	0 16mAdefault
	1 24mA
1	CAS# Drive
	0 8 mAdefault
	1 12 mA
0	RAS# Drive
	0 16mAdefault
	1 24mA



<u>Jevice</u>	e u Offs	et 6E - ECC ControlRW
7	ECC	/ ECMode Select
	0	ECC Checking and Reportingdefault
	1	ECC Checking, Reporting, and Correcting
6	Rese	rvedalways reads 0
5	Enab	ole SERR# on ECC / EC Multi-Bit Error
	0	Don't assert SERR# for multi-bit errors def
	1	Assert SERR# for multi-bit errors
4	Enab	ole SERR# on ECC / EC Single-Bit Error
	0	Don't assert SERR# for single-bit errors def
	1	Assert SERR# for single-bit errors
3	Rese	rvedalways reads 0
2	ECC	/ EC Enable - Bank 5/4 (DIMM 2)
	0	Disable (no ECC or EC for banks 5/4)default
	1	Enable (ECC or EC per bit-7)
1	ECC	/ EC Enable - Bank 3/2 (DIMM 1)
	0	Disable (no ECC or EC for banks 3/2)default
	1	Enable (ECC or EC per bit-7)
0	ECC	/ EC Enable - Bank 1/0 (DIMM 0)
	0	Disable (no ECC or EC for banks 1/0)default
	1	Enable (ECC or EC per bit-7)
		- '

Error checking / correction may be enabled bank-pair by bank-pair (DIMM by DIMM) by using bits 0-2 above. Bank pairs must be populated with 72-bit memory to enable for EC or ECC since the additional data bits must be present in either case. For this reason, if 64-bit memory is populated in a particular bank pair, the corresponding bit 0-2 should be set to 0 to disable both EC and ECC for that bank pair. For those bank pairs that have 72-bit memory available (and have the corresponding bit 0-2 set), either EC or ECC may be selected via bit-7 above (i.e., all enabled bank pairs will use EC or all will use ECC).

If error checking / reporting only (EC) is selected, all read and write cycles will use normal timing. Partial writes (with EC or ECC enabled) will use read-modify-write cycles to maintain correct error correction codes in the additional 8 data bits. If EC and ECC are disabled for a particular bank pair, partial writes to that bank pair will use the byte enables to write only the selected bytes (using normal write cycles and cycle timing). If error correction (ECC) is selected, the first read of a transaction will always have one additional cycle of latency.

<u>Bit-7</u>	Bits 2-0	<u>RMW</u>	<b>Error Checking</b>	<b>Error Correction</b>
0/1	0	No	No	No
0	1	Yes	Yes	No
1	1	Yes	Yes	Yes

<b>Device</b>	0 Offset 6F - ECC StatusRWC
7	Multi-bit Error Detected write of '1' resets
6-4	Multi-bit Error DRAM Bankdefault=0
	Encoded value of the bank with the multi-bit error.
3	Single-bit Error Detected write of '1' resets
2-0	Single-bit Error DRAM Bankdefault=0
	Encoded value of the bank with the single-bit error.



 $\frac{\textbf{PCI Bus \#1 Control}}{\textbf{These registers are normally programmed once at system}}$ initialization time.

Device 0 Offset 70 - PCI Buffer ControlRW			
7	CPU to PCI Post-Write		
	0	Disabledefault	
	1	Enable	
6	PCI M	Taster to DRAM Post-Write	
	0	Disabledefault	
	1	Enable	
5	Reser	<b>ved</b> (No Function) default = 0	
4	PCI M	Master to DRAM Prefetch	
	0	Disabledefault	
	1	Enable	
3	CPU-	to-PCI Buffer Available Cycle Reduction	
	0	Normal operationdefault	
	1	Reduce 1 cycle when the CPU-to-PCI buffer	
		becomes available after being full (PCI and	
		AGP buses)	
2	PCI M	Iaster Read Caching	
	0	Disabledefault	
	1	Enable	
1	Delay	Transaction	
	0	Disabledefault	
	1	Enable	
0	Slave	Device Stopped Idle Cycle Reduction	
	0	Normal Operationdefault	
	1	Reduce 1 PCI idle cycle when stopped by a	
		slave device (PCI and AGP buses)	

Device 0 Offset 71 - CPU to PCI Flow Control 1RW				
7	Dynamic Burst			
	0	Disable default		
	1	Enable (see note under bit-3 below)		
6	Byte	Merge		
	0	Disabledefault		
	1	Enable		
5	Rese	rved (do not program)default = 0		
4	PCI I/O Cycle Post Write			
	0	Disabledefault		
	1	Enable		
3	PCI :	Burst		
	0	Disabledefault		
	1	Enable (bit7=1 will override this option)		
	<u>bit-3</u>	<u>Operation</u>		
0	0	Every write goes into the write buffer and no		
		PCI burst operations occur.		
0	1	If the write transaction is a burst transaction,		
		the information goes into the write buffer and		
		burst transfers are later performed on the PCI		
		bus. If the transaction is not a burst, PCI write		
1		occurs immediately (after a write buffer flush).		
1	X	Every write transaction goes to the write		
		buffer; burstable transactions will then burst		
		on the PCI bus and non-burstable won't. This		
2	DCI	is the normal setting.  Fast Back-to-Back Write		
2	0	Disabledefault		
	1	Enable		
1	-	k Frame Generation		
1	Quic	Disabledefault		
	1	Enable		
0	-	ait State PCI Cycles		
U	0	Disabledefault		
	J	2 154510 deluult		

1 Enable



<b>Device</b>	0 Offset 72 - CPU to PCI Flow Control 2RWC	Device	0 Offset 73 - PCI Master Control 1RW
7	Retry Status	7	Reservedalways reads 0
	0 Retry occurred less than retry limitdefault	6	PCI Master 1-Wait-State Write
	1 Retry occurred more than x times (where x is		0 Zero wait state TRDY# response default
	defined by bits 5-4)write 1 to clear		1 One wait state TRDY# response
6	Retry Timeout Action	5	PCI Master 1-Wait-State Read
	0 Retry Forever (record status only)default		0 Zero wait state TRDY# response default
	1 Flush buffer for write or return all 1s for read		1 One wait state TRDY# response
5-4	Retry Limit	4	Reserved (Do Not Program)default = 0
	00 Retry 2 timesdefault	3	Assert STOP# after PCI Master Write Timeout
	01 Retry 16 times		0 Disabledefault
	10 Retry 4 times		1 Enable
	11 Retry 64 times	2	Assert STOP# after PCI Master Read Timeout
3	Clear Failed Data and Continue Retry		0 Disabledefault
	0 Flush the entire post-write bufferdefault		1 Enable
	1 When data is posting and master (or target)	1	LOCK# Function
	abort fails, pop the failed data if any, and keep		0 Disabledefault
	posting		1 Enable
2	CPU Backoff on PCI Read Retry Failure	0	PCI Master Broken Timer Enable
	0 Disabledefault		0 Disabledefault
	1 Backoff CPU when reading data from PCI and		1 Enable. Force into arbitration when there is no
	retry fails		FRAME# 16 PCICLK's after the grant.
1	Reduce 1T for FRAME# Generation	ъ.	0.000 + <b>2.4</b> DCV.V. + C + 1.0
	0 Disabledefault		0 Offset 74 - PCI Master Control 2RW
	1 Enable	7	PCI Master Read Prefetch by Enhance Command
0	<b>Reserved</b> (do not program) default = 0		0 Always Prefetchdefault
			1 Prefetch only if Enhance command
		6	PCI Master Write Merge
			0 Disabledefault

1

5-0 Reserved

Enable

.....always reads 0



<b>Device</b>	0 Offset 75 - PCI Arbitration 1RW	<b>Device</b>	0 Offset 78 - PMU Control	RW
7	Arbitration Mechanism 0 PCI has prioritydefault	7	I/O Port 22 Access 0 CPU access to I/O address 22h is	s passed on to
	1 Fair arbitration between PCI and CPU		the PCI bus	default
6	Arbitration Mode		1 CPU access to I/O address 22h	is processed
	0 REQ-based (arbitrate at end of REQ#)default		internally	
	1 Frame-based (arbitrate at FRAME# assertion)	6	Suspend Refresh Type	
5-4	Latency Timer read only, reads Rx0D bits 2:1		0 CBR Refresh	default
3-0	PCI Master Bus Time-Out		1 Self Refresh	
	(force into arbitration after a period of time)	5	Normal Refresh	
	0000 Disabledefault		0 Normal refresh using HCLK	default
	0001 1x32 PCICLKs		1 Suspend refresh using SUSCLK	
	0010 2x32 PCICLKs	4	Dynamic Clock Control	
	0011 3x32 PCICLKs		0 Normal (clock is always running)	default
	0100 4x32 PCICLKs		1 Clock to various internal function disabled when those blocks are no	
	 1111 15x32 PCICLKs	3	GCKRUN# De-assertion	n being asea
	TITI TOROZ I CICZIES	·	0 GCKRUN# always low	default
<b>Device</b>	0 Offset 76 - PCI Arbitration 2RW		1 GCKRUN# could be high due to l	
7	PCI #2 Master Access PCI #1 Retry Disconnect	2	Reserveda	
	0 Disable (PCI #2 will not be disconnected until	1	PCKRUN# / GCKRUN# Pin Control	iways reads o
	access finishes)default	-	0 Disable (pins are GPAR & GSER	R#) default
	1 Enable (PCI #2 will be disconnected if max		1 Enable (pins are GCKRUN# and )	
	retries are attempted without success)	0	Memory Clock Enable (CKE) Functio	
6	CPU Latency Timer Bit-0RO	-	0 CKE Disable (pins used for MEC	
	0 CPU has at least 1 PCLK time slot when CPU		1 CKE Enable (pins used for CKE#	
	has PCI bus		· ·	υ,
	1 CPU has no time slot			
5-4	Master Priority Rotation Control			
	00 Disabled (arbitration per Rx75 bit-7)default	<u>Device</u>	0 Offset 7E – DLL Test Mode	
	01 Grant to CPU after every PCI master grant	7-6	Reserved (status)	
	10 Grant to CPU after every 2 PCI master grants	5-0	Reserved (do not use)	default=0
	11 Grant to CPU after every 3 PCI master grants	Davisas	0 Offset 7E DI I Tost Mede	DW
	With setting 01, the CPU will always be granted		0 Offset 7F – DLL Test Mode	
	access after the current bus master completes, no	7-0	Reserved (do not use)	default=0
	matter how many PCI masters are requesting. With			
	setting 10, if other PCI masters are requesting during			
	the current PCI master grant, the highest priority			
	master will get the bus after the current master			
	completes, but the CPU will be guaranteed to get the			
	bus after that master completes. With setting 11, if			
	other PCI masters are requesting, the highest priority			
	will get the bus next, then the next highest priority			
	will get the bus, then the CPU will get the bus. In			
	other words, with the above settings, even if multiple			
	PCI masters are continuously requesting the bus, the			
	CPU is guaranteed to get access after every master			
	grant (01), after every other master grant (10) or after			
	every third master grant (11).			
3-0	Reserved always reads 0			
<b>Device</b>	0 Offset 77 - Chip Test ModeRW			
7-6	<b>Reserved (no function)</b> always reads 0			
5-0	Reserved (do not use)default=0			



#### **GART / Graphics Aperture Control**

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable in the VT82C691.

This scheme is shown in the figure below.




Figure 5. Graphics Aperture Address Translation

Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The TLB in the 82C691 contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc). The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in register offset 10 of device 0. The Graphics Aperture Size and TLB Table Base are defined in the following register group (offsets 84 and 88 respectively) along with various control bits.



Device	0 Offset 83-80 - GART/TLB ControlRW	Device 0 Offset 84 - Graphics Aperture SizeRW
	Reserved always reads 0	7-0 Graphics Aperture Size
15-8	Reserved (test mode status)RO	1111111 1M
_		11111110 2M
7	Flush Page TLB	11111100 4M
	0 Disabledefault	11111000 8M
	1 Enable	11110000 16M
		11100000 32M
6-4	Reserved (always program to 0)RW	11000000 64M
		10000000 128M
3	PCI#1 Master Address Translation for GA Access	00000000 256M
	0 Addresses generated by PCI #1 Master	<b>3-0 Reserved</b> always reads 0
	accesses of the Graphics Aperture will not be	Offset 8B-88 - GA Translation Table BaseRW
	translateddefault	
	1 PCI #1 Master GA addresses will be translated	31-12 Graphics Aperture Translation Table Base.
2	PCI#2 Master Address Translation for GA Access	Pointer to the base of the translation table in system
	0 Addresses generated by PCI #2 Master	memory used to map addresses in the aperture range
	accesses of the Graphics Aperture will not be	(the pointer to the base of the "Directory" table).
	translateddefault	11-3 Reservedalways reads 0
	1 PCI #2 Master GA addresses will be translated	2 PCI Master Directly Accesses DRAM if in GART
1	CPU Address Translation for GA Access	Range
	0 Addresses generated by CPU accesses of the	0 Disabledefault
	Graphics Aperture will not be translated def	1 Enable
	1 CPU GA addresses will be translated	1 Graphics Aperture Enable
0	AGP Address Translation for GA Access	0 Disabledefault
	0 Addresses generated by AGP accesses of the	1 Enable
	Graphics Aperture will not be translated def	Note: To disable the Graphics Aperture, set this bit
	1 AGP GA addresses will be translated	to 0 and set all bits of the Graphics Aperture Size to
Note:	For any master access to the Graphics Aperture range,	0. To enable the Graphics Aperture, set this bit to 1
	will not be performed.	and program the Graphics Aperture Size to the
snoop	will not be performed.	desired aperture size.
		0 Translation Table Noncachable
		0 Cachabledefault
		1 Non-cachable
		Note: Setting this bit will make the address range
		programmed in bits 31-12 of this register non-

Address bit 17 masked if Size bit-7 = 0Address bit 16 masked if Size bit-6 = 0

cachable to L1/L2 with the following bits masked per the Graphics Aperture Size (offset

Address bit 15 masked if Size bit-5 = 0

Address bit 14 masked if Size bit-4 = 0

Address bit 13 masked if Size bit-3 = 0

Address bit 12 masked if Size bit-2 = 0

Address bit 11 masked if Size bit-1 = 0

Address bit 10 masked if Size bit-0 = 0

Note: If TLB miss, the TLB table is fetched by the address:

84 described above):

Gr Ap Trans Table Base [31:12] + A[27:22], A[21:12], 2'b00



# **AGP Control**

Device (	<u> 0 Offset A3-A0 - AGP Capability IdentifierRO</u>
31-24	<b>Reserved</b> always reads 00
23-20	Major Specification Revision always reads 0001
	Major revision # of AGP spec device conforms to
19-16	Minor Specification Revision always reads 0000
	Minor revision # of AGP spec device conforms to
15-8	Pointer to Next Item always reads 00 (last item)
7-0	<b>AGP ID</b> (always reads 02 to indicate it is AGP)
Device (	O Offset A7-A4 - AGP StatusRO
31-24	Maximum AGP Requests always reads 07
	Max # of AGP requests the device can manage (8)
23-10	Reservedalways reads 0s
9	Supports SideBand Addressing always reads 1
8-2	<b>Reserved</b> always reads 0s
1	2X Rate Supported
	Value returned can be programmed by writing to
	RxAC[3]
Λ	1X Rate Supported always reads 1

Device (	O Offset AB-A8 - AGP CommandRW
31-24	Request Depth (reserved for target) always reads 0s
23-10	Reserved always reads 0s
9	SideBand Addressing Enable
	0 Disabledefault
	1 Enable
8	AGP Enable
	0 Disabledefault
	1 Enable
7-2	<b>Reserved</b> always reads 0s
1	2X Mode Enable
	0 Disabledefault
	1 Enable
0	1X Mode Enable
	0 Disabledefault
	1 Enable



<b>Device</b>	0 Offset AC - AGP ControlRW
7-4	Reservedalways reads 0s
3	2X Rate Supported (read also at RxA4[1])
	0 Not supporteddefault
	1 Supported
2	LPR In-Order Access (Force Fence)
	O Fence/Flush functions not guaranteed. AGP read requests (low/normal priority and high priority) may be executed before previously issued write requests
1	write requests as required.  AGP Arbitration Parking
•	0 Disabledefault
	1 Enable (GGNT# remains asserted until either
	GREQ# de-asserts or data phase ready)
0	Arbitration Priority Between CPU-to-PCI Post
	Write and PCI Master Request After PCI Master
	Access
	0 CPU-to-PCI write buffer has prioritydefault

1 PCI master has priority

Device 0 Offset F0-F7 – BIOS Scratch RegistersRW					
7-0	No hardware function	default = 0			
<b>Device</b>	0 Offset FD-FC - Reserved	RW			
15-1	Reserved	always reads 0s			
0	Reserved (Do Not Program)	default = 0			
<b>Device</b>	0 Offset FF-FE – Reserved	RW			
15-0	Reserved	default = 00			



## <u>Device 1 Header Registers - PCI-to-PCI Bridge</u>

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number of 0 and function number equal to 0 and <u>device number</u> equal to <u>one</u>.

<b>Device</b> 2	1 Offs	et 1-0 - Vendor IDRO
15-0	ID C	<b>ode</b> (reads 1106h to identify VIA Technologies)
Device 1	1 Offs	et 3-2 - Device IDRO
15-0		Code (reads 8691h to identify the VT82C691
13-0		o-PCI Bridge device)
	rcı-ı	0-FCI Bridge device)
<b>Device</b> 1	1 Offs	et 5-4 - CommandRW
15-10		
9	Fast	Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agentdefault
	1	Fast back-to-back transactions allowed to
		different agents
8	SERI	R# EnableRO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
	(SER	R# is used to report parity errors if bit-6 is set).
7		ress / Data SteppingRO
	0	Device never does steppingdefault
	1	Device always does stepping
6	Parit	y Error ResponseRW
	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5	VGA	Palette SnoopRO
	0	Treat palette accesses normallydefault
	1	Don't respond to palette writes on PCI bus
		(10-bit decode of I/O addresses 3C6-3C9 hex)
4	Mem	ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	Speci	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
	1	Monitors special cycles
2	Bus I	MasterRW
	0	Never behaves as a bus master
	1	Enable to operate as a bus master on the
		primary interface on behalf of a master on the
		secondary interfacedefault
1	Mem	ory SpaceRW
	0	Does not respond to memory space
	1	Enable memory space accessdefault
0	I/O S	•
	0	Does not respond to I/O space
	1	Enable I/O space access default

<b>Device</b>	1 Offset 7-6 - Status (Primary Bus)RWC
15	<b>Detected Parity Error</b> always reads 0
14	Signaled System Error (SERR#)always reads 0
13	Signaled Master Abort
	0 No abort receiveddefault
	1 Transaction aborted by the master with
	Master-Abort (except Special Cycles)
	write 1 to clear
12	Received Target Abort
	0 No abort receiveddefault
	1 Transaction aborted by the target with Target-
	Abort write 1 to clear
11	Signaled Target Abortalways reads 0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumalways reads 01
	10 Slow 11 Reserved
0	11 110001100
8 7	<b>Data Parity Error Detected</b> always reads 0 <b>Fast Back-to-Back Capable</b> always reads 0
6	User Definable Featuresalways reads 0
5	·
5 4	<b>66MHz Capable</b> always reads 1 <b>Supports New Capability list</b> always reads 0
3-0	Reservedalways reads 0
3-0	Reserveuaiways ieaus 0
<b>Device</b>	1 Offset 8 - Revision IDRO
7-0	VT82C691 Chip Revision Code (00=First Silicon)
<b>Device</b>	1 Offset 9 - Programming InterfaceRO
This reg	gister is defined in different ways for each Base/Sub-
	ode value and is undefined for this type of device.
7-0	Interface Identifier always reads 00
Device	1 Offset A - Sub Class CodeRO
7-0	Sub Class Code .reads 04 to indicate PCI-PCI Bridge
<b>Device</b>	Offset B - Base Class CodeRO
7-0	Base Class Code reads 06 to indicate Bridge Device
<b>Device</b>	1 Offset D - Latency TimerRO
7-0	<b>Reserved</b> always reads 0
<b>Device</b>	1 Offset E - Header TypeRO
7-0	Header Type Codereads 01: PCI-PCI Bridge
<b>Device</b>	Offset F - Built In Self Test (BIST)RO
7	<b>BIST Supported</b> reads 0: no supported functions
6	<b>Start Test</b> write 1 to start but writes ignored
5-4	<b>Reserved</b> always reads 0
	Response Code 0 = test completed successfully



Device 1 Offset 18 - Primary Bus NumberRW	Device 1 Offset 1F-1E - Secondary Status RU
<b>7-0 Primary Bus Number</b>	15-0 Reservedalways reads 0000
Device 1 Offset 19 - Secondary Bus NumberRW	Device 1 Offset 21-20 - Memory BaseRW
	<b>15-4 Memory Base AD[31:20]</b> default = 0FFFh
<b>7-0</b> Secondary Bus Number default = 0 Note: PCI#2 must use these bits to convert Type 1 to Type 0.	3-0 Reservedalways reads 0
	Device 1 Offset 23-22 - Memory Limit (Inclusive) RW
Device 1 Offset 1A - Subordinate Bus NumberRW	<b>15-4 Memory Limit AD[31:20]</b> default = 0
7-0 Primary Bus Number	3-0 Reservedalways reads 0
Note: PCI#2 must use these bits to decide if Type 1 to Type 1 command passing is allowed.	Device 1 Offset 25-24 - Prefetchable Memory Base RW
•	15-4 Prefetchable Memory Base AD[31:20] def = 0FFFh
	3-0 Reserved always reads 0
Device 1 Offset 1C - I/O BaseRW	Device 1 Offset 27-26 - Prefetchable Memory Limit RW
<b>7-4 I/O Base AD[15:12</b> ]default = 1111b	15-4 Prefetchable Memory Limit AD[31:20]
<b>3-0 I/O Addressing Capability</b> default = 0	default = 0
Device 1 Offset 1D - I/O LimitRW	<b>3-0 Reserved</b> always reads 0
<b>7-4 I/O Limit AD[15:12]</b> default = 0	
<b>3-0 I/O Addressing Capability</b> default = 0	



#### <u>Device 1 Offset 3F-3E – PCI-to-PCI Bridge Control .....RW</u>

### **15-4 Reserved** ...... always reads 0

#### 3 VGA-Present on AGP

- 0 Forward VGA accesses to PCI Bus #1...default
- 1 Forward VGA accesses to PCI Bus #2 / AGP Note: VGA addresses are memory A0000-BFFFFh and I/O addresses 3B0-3BBh, 3C0-3CFh and 3D0-3DFh (10-bit decode). "Mono" text mode uses B0000-B7FFFh and "Color" Text Mode uses B8000-BFFFFh. Graphics modes use Axxxxh. Mono VGA uses I/O addresses 3Bx-3Cxh and Color VGA uses 3Cx-3Dxh. If an MDA is present, a VGA will not use the 3Bxh I/O addresses and B0000-B7FFFh memory space; if not, the VGA will use those addresses to emulate MDA modes.

#### 2 Block / Forward ISA I/O Addresses

- O Forward all I/O accesses to the AGP bus if they are in the range defined by the I/O Base and I/O Limit registers (device 1 offset 1C-1D) .......default
- 1 Do not forward I/O accesses to the AGP bus that are in the 100-3FFh address range even if they are in the range defined by the I/O Base and I/O Limit registers.
- **1-0 Reserved** ...... always reads 0



## **Device 1 Configuration Registers - PCI-to-PCI Bridge**

## PCI Bus #2 Control

Device	1 Offset 40 - CPU-to-PCI #2 Flow Control 1RW
7	CPU-PCI #2 Post Write
	0 Disabledefault
	1 Enable
6	CPU-PCI #2 Dynamic Burst
	0 Disabledefault
	1 Enable
5	CPU-PCI #2 One Wait State Burst Write
	0 Disabledefault
	1 Enable
4	PCI #2 to DRAM Prefetch
	0 Disabledefault
	1 Enable
3	PCI Master Allowed Before CPU-to-PCI Post
	Write Buffer is not Flushed
	0 Disabledefault
	1 Enable
	This option is always enabled for PCI #1
2	MDA Present on PCI #2
	0 Forward MDA accesses to AGPdefault
	1 Forward MDA accesses to PCI #1
	Note: Forward despite IO / Memory Base / Limit
	Note: MDA (Monochrome Display Adapter)
	addresses are memory addresses B0000h-B7FFFh
	and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh
	(10-bit decode). 3BC-3BE are reserved for printers.
	Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA
	accesses are forwarded to the PCI bus).
1	PCI #2 Master Read Caching

## Table 5. VGA/MDA Memory/IO Redirection

0 Disable ......default

0 Disable .....default

3E[3]	40[2]	<u>VGA</u>	MDA	Axxxx,	<u>B0000</u>	3Cx,	
<u>VGA</u>	MDA	is	is	B8xxx	-B7FFF	<u>3Dx</u>	<u>3Bx</u>
Pres.	Pres.	<u>on</u>	<u>on</u>	Access	Access	<u>I/O</u>	<u>I/O</u>
0	-	PCI	PCI	PCI	PCI	PCI	PCI
1	0	AGP	AGP	AGP	AGP	AGP	AGP
1	1	AGP	PCI	AGP	PCI	AGP	PCI

<b>Device</b>	1 Offset 41 - CPU-to-PCI #2 Flow Control 2 RWC
7	Retry Status
	0 No retry occurreddefault
	1 Retry Occurredwrite 1 to clear
6	Retry Timeout Action
v	0 No action taken except to record status def
	1 Flush buffer for write or return all 1s for read
5-4	Retry Count
J- <b>4</b>	00 Retry 2, backoff CPUdefault
	01 Retry 4, backoff CPU
	10 Retry 16, backoff CPU
	11 Retry 64, backoff CPU
3	Post Write Data on Abort
3	0 Flush entire post-write buffer on target-abort
	or master abort
	1 Pop one data output on target-abort or master- abort
•	4001
2	CPU Backoff on PCI #2 Read Retry Timeout
	0 Disable default
4	1 Enable
1	CPU to PCI #2 I/O Write Posting
	0 Disabledefault
	1 Enable
0	<b>Reserved</b> always reads 0
	1 Offset 42 - PCI #2 Master ControlRW
Device 7	Read Prefetch for Enhance Command
	Read Prefetch for Enhance Command 0 Always Perform Prefetch
7	Read Prefetch for Enhance Command  O Always Perform Prefetch
	Read Prefetch for Enhance Command  O Always Perform Prefetch default  Prefetch only if Enhance Command  PCI #2 Master One Wait State Write
7	Read Prefetch for Enhance Command0Always Perform Prefetchdefault1Prefetch only if Enhance CommandPCI #2 Master One Wait State Write0Disabledefault
6	Read Prefetch for Enhance Command0Always Perform Prefetchdefault1Prefetch only if Enhance CommandPCI #2 Master One Wait State Write0Disabledefault1Enable
7	Read Prefetch for Enhance Command0Always Perform Prefetchdefault1Prefetch only if Enhance CommandPCI #2 Master One Wait State Write0Disabledefault1EnablePCI #2 Master One Wait State Read
6	Read Prefetch for Enhance Command0Always Perform Prefetchdefault1Prefetch only if Enhance CommandPCI #2 Master One Wait State Write0Disabledefault1EnablePCI #2 Master One Wait State Read0Disabledefault
6	Read Prefetch for Enhance Command0Always Perform Prefetchdefault1Prefetch only if Enhance CommandPCI #2 Master One Wait State Write0Disabledefault1EnablePCI #2 Master One Wait State Read0Disabledefault1Enable
6	Read Prefetch for Enhance Command  O Always Perform Prefetch default  Prefetch only if Enhance Command  PCI #2 Master One Wait State Write  O Disable default  Enable  PCI #2 Master One Wait State Read  O Disable default  Enable  Extend PCI #2 Internal Master for Efficient
7 6 5	Read Prefetch for Enhance Command  O Always Perform Prefetch default  Prefetch only if Enhance Command  PCI #2 Master One Wait State Write  O Disable default  Enable  PCI #2 Master One Wait State Read  O Disable default  Enable  Extend PCI #2 Internal Master for Efficient  Handling of Dummy Request Cycles
7 6 5	Read Prefetch for Enhance Command  O Always Perform Prefetch default  Prefetch only if Enhance Command  PCI #2 Master One Wait State Write  O Disable default  Enable  PCI #2 Master One Wait State Read  O Disable default  Enable  Extend PCI #2 Internal Master for Efficient  Handling of Dummy Request Cycles  O Disable default
7 6 5	Read Prefetch for Enhance Command  O Always Perform Prefetch default  Prefetch only if Enhance Command  PCI #2 Master One Wait State Write  O Disable default  Enable  PCI #2 Master One Wait State Read  O Disable default  Enable  Extend PCI #2 Internal Master for Efficient  Handling of Dummy Request Cycles  O Disable default  Enable
7 6 5	Read Prefetch for Enhance Command  O Always Perform Prefetch default  Prefetch only if Enhance Command  PCI #2 Master One Wait State Write  O Disable default  Enable  PCI #2 Master One Wait State Read  O Disable default  Enable  Extend PCI #2 Internal Master for Efficient  Handling of Dummy Request Cycles  O Disable default  Enable  This bit is normally set to 1.
7 6 5	Read Prefetch for Enhance Command  O Always Perform Prefetch default  1 Prefetch only if Enhance Command  PCI #2 Master One Wait State Write  O Disable default  1 Enable  PCI #2 Master One Wait State Read  O Disable default  1 Enable  Extend PCI #2 Internal Master for Efficient  Handling of Dummy Request Cycles  O Disable default  1 Enable  This bit is normally set to 1.  Reserved always reads 0
7 6 5 4	Read Prefetch for Enhance Command  O Always Perform Prefetch default  Prefetch only if Enhance Command  PCI #2 Master One Wait State Write  O Disable default  Enable  PCI #2 Master One Wait State Read  O Disable default  Enable  Extend PCI #2 Internal Master for Efficient  Handling of Dummy Request Cycles  O Disable default  Enable  This bit is normally set to 1.  Reserved always reads O  Fast Response / Read Caching Prefetch Disable
7 6 5 4	Read Prefetch for Enhance Command  O Always Perform Prefetch default  Prefetch only if Enhance Command  PCI #2 Master One Wait State Write  O Disable default  Enable  PCI #2 Master One Wait State Read  O Disable default  Enable  Extend PCI #2 Internal Master for Efficient  Handling of Dummy Request Cycles  O Disable default  Enable  This bit is normally set to 1.  Reserved always reads O  Fast Response / Read Caching Prefetch Disable  O Normal operation default
7 6 5 4	Read Prefetch for Enhance Command  O Always Perform Prefetch default  Prefetch only if Enhance Command  PCI #2 Master One Wait State Write  O Disable default  Enable  PCI #2 Master One Wait State Read  O Disable default  Enable  Extend PCI #2 Internal Master for Efficient  Handling of Dummy Request Cycles  O Disable default  Enable  This bit is normally set to 1.  Reserved always reads O  Fast Response / Read Caching Prefetch Disable  O Normal operation default  Disable prefetch when doing fast response to
7 6 5 4	Read Prefetch for Enhance Command  O Always Perform Prefetch default  Prefetch only if Enhance Command  PCI #2 Master One Wait State Write  O Disable default  Enable  PCI #2 Master One Wait State Read  O Disable default  Enable  Extend PCI #2 Internal Master for Efficient  Handling of Dummy Request Cycles  O Disable default  Enable  This bit is normally set to 1.  Reserved always reads O  Fast Response / Read Caching Prefetch Disable  O Normal operation default  Disable prefetch when doing fast response to the previous delay transaction or doing read
7 6 5 4	Read Prefetch for Enhance Command  O Always Perform Prefetch default  Prefetch only if Enhance Command  PCI #2 Master One Wait State Write  O Disable default  Enable  PCI #2 Master One Wait State Read  O Disable default  Enable  Extend PCI #2 Internal Master for Efficient  Handling of Dummy Request Cycles  O Disable default  Enable  This bit is normally set to 1.  Reserved always reads O  Fast Response / Read Caching Prefetch Disable  O Normal operation default  Disable prefetch when doing fast response to the previous delay transaction or doing read caching
7 6 5 4	Read Prefetch for Enhance Command  O Always Perform Prefetch default  Prefetch only if Enhance Command  PCI #2 Master One Wait State Write  O Disable default  Enable  PCI #2 Master One Wait State Read  O Disable default  Enable  Extend PCI #2 Internal Master for Efficient  Handling of Dummy Request Cycles  O Disable default  Enable  This bit is normally set to 1.  Reserved always reads O  Fast Response / Read Caching Prefetch Disable  O Normal operation default  Disable prefetch when doing fast response to the previous delay transaction or doing read

1 Enable

1 Enable

**PCI #2 Delay Transaction** 



# **ELECTRICAL SPECIFICATIONS**

## **Absolute Maximum Ratings**

Parameter	Min	Max	Unit
Ambient operating temperature	0	70	oC
Storage temperature	-55	125	оС
Input voltage	-0.5	5.5	Volts
Output voltage ( $V_{CC} = 3.1 - 3.6V$ )	-0.5	$V_{CC} + 0.5$	Volts

Note: Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

<u>DC Characteristics</u> TA-0-70°C, V<sub>CC</sub>=5V+/-5%, GND=0V

Symbol	Parameter	Min	Max	Unit	Condition
$ m V_{IL}$	Input low voltage	-0.50	0.8	V	
$V_{\mathrm{IH}}$	Input high voltage	2.0	V <sub>CC</sub> +0.5	V	
$V_{OL}$	Output low voltage	-	0.45	V	I <sub>OL</sub> =4.0mA
V <sub>OH</sub>	Output high voltage	2.4	-	V	I <sub>OH</sub> =-1.0mA
$I_{ m IL}$	Input leakage current	-	+/-10	uA	0 <v<sub>IN<v<sub>CC</v<sub></v<sub>
$I_{OZ}$	Tristate leakage current	-	+/-20	uA	0.45 <v<sub>OUT<v<sub>CC</v<sub></v<sub>
$I_{CC}$	Power supply current	-		mA	

## **AC Timing Specifications**

AC timing specifications provided are based on external zero-pf capacitance load. Min/max cases are based on the following table:

**Table 6. AC Timing Min / Max Conditions** 

Parameter	Min	Max	Unit
3.3V Power (VCC, VCCI, VTT, AVCC, HVCC)	3.135	3.465	Volts
5V Reference (5VREF)	4.75	5.25	Volts
Temperature	0	70	оС

Drive strength for each output pin is programmable. See Rx6D for details.



# **Table 7. AC Characteristics - CPU Cycle Timing**

Parameter	$\overline{\ \ }$ M	in   N	<b>Iax</b>	Unit	Notes
				ns	Notes Opf
				ns	



**Table 8. AC Characteristics - DRAM Interface Timing** 

Parameter	Min	Max	Unit	Notes
RAS[5:0]# Valid Delay from HCLK Rising (EDO)			ns	0pf
CS[5:0]# Valid Delay from HCLK Rising (SDRAM)			ns	
CAS[7:0]# Valid Delay from HCLK Rising (EDO)			ns	
DQM[7:0]# Valid Delay from HCLK Rising (SDRAM)			ns	
SRAS[A,B,C]# Valid Delay from HCLK Rising (SDRAM)			ns	
SCAS[A,B,C]# Valid Delay from HCLK Rising (SDRAM)			ns	
SWE[A,B,C]# Valid Delay from HCLK Rising (SDRAM)			ns	
MA[11:2] Valid Delay from HCLK Rising on first Clock after RAS# asserts			ns	
MA[1:0] Valid Delay from HCLK Rising (burst)			ns	
MA[11:0] Flow Through Delay from HA for first read cycle			ns	
SWE[A,B,C]# Valid Delay from HCLK Rising (EDO)			ns	

**Table 9. AC Characteristics - Data Timing** 

Parameter	Min	Max	Unit	Notes
HD Valid Delay from HCLK Rising			ns	0pf
HD Setup Time to HCLK Rising			ns	
HD Hold Time from HCLK Rising			ns	
MD Valid Delay from HCLK Rising			ns	
MD Setup Time to HCLK Rising (SDRAM)			ns	
MD Setup Time to HCLK Falling (EDO)			ns	
MD Hold Time from HCLK Rising (SDRAM)			ns	
MD Hold Time from HCLK Falling (EDO)			ns	



Table 10. AC Characteristics - PCI Cycle Timing

Parameter	Min	Max	Unit	Notes
AD[31:0] Valid Delay from PCLK Rising (address phase)	5.0	11	ns	50pf
AD[31:0] Valid Delay from PCLK Rising (data phase)	5.0	11	ns	
AD[31:0] Setup Time to HCLK Rising	1.5		ns	
AD[31:0] Hold Time to HCLK Rising	0.8		ns	
CBE[3:0]# Setup Time to HCLK Rising	1.0		ns	
FRAME# Setup Time to HCLK Rising	5.8		ns	
TRDY# Setup Time to HCLK Rising	5.5		ns	
IRDY# Setup Time to HCLK Rising	5.0		ns	
STOP# Setup Time to HCLK Rising	3.8		ns	
DEVSEL# Setup Time to HCLK Rising	4.8		ns	
REQ[3:0]# Setup Time to HCLK Rising	8.7		ns	
CBE[3:0]# Hold Time to HCLK Rising	0.2		ns	
FRAME# Hold Time to HCLK Rising	0.3		ns	
TRDY# Hold Time to HCLK Rising	0.4		ns	
IRDY# Hold Time to HCLK Rising	0.3		ns	
STOP# Hold Time to HCLK Rising	0.8		ns	
DEVSEL# Hold Time to HCLK Rising	0.3		ns	
REQ[3:0]# Hold Time to HCLK Rising	0.8		ns	
CBE[3:0]# Valid Delay from PCLK Rising	2.9	7.5	ns	
FRAME# Valid Delay from PCLK Rising	2.8	7.3	ns	
TRDY# Valid Delay from PCLK Rising	5.8	15.0	ns	
IRDY# Valid Delay from PCLK Rising	2.9	7.5	ns	
STOP# Valid Delay from PCLK Rising	2.9	7.5	ns	
DEVSEL# Valid Delay from PCLK Rising	2.8	7.3	ns	
GNT[3:0]#, Valid Delay from PCLK Rising	2.3	6.0	ns	
CBE[3:0]# ,Float Delay from HCLK Rising	3.4	8.7	ns	
FRAME# ,Float Delay from HCLK Rising	3.4	9.8	ns	
TRDY# ,Float Delay from HCLK Rising	3.8	10.0	ns	
IRDY# ,Float Delay from HCLK Rising	3.9	10.0	ns	
STOP# ,Float Delay from HCLK Rising	3.4	9.8	ns	
DEVSEL# ,Float Delay from HCLK Rising	3.8	9.9	ns	



Table 11. AC Characteristics – PCI-66 Cycle Timing

Parameter	Min	Max	Unit	Notes
AD[31:0] Valid Delay from HCLK Rising (address phase)	3.1	5.4	ns	0pf
AD[31:0] Valid Delay from HCLK Rising (data phase)	3.1	5.4	ns	1
AD[31:0] Setup Time to HCLK Rising	1.4		ns	
AD[31:0] Hold Time to HCLK Rising	0.3		ns	
CBE[3:0]# Setup Time to HCLK Rising	0.9		ns	
FRAME# Setup Time to HCLK Rising	4.0		ns	
TRDY# Setup Time to HCLK Rising	2.0		ns	
IRDY# Setup Time to HCLK Rising	4.5		ns	
STOP# Setup Time to HCLK Rising	2.7		ns	
DEVSEL# Setup Time to HCLK Rising	4.4		ns	
CBE[3:0]# Hold Time to HCLK Rising	0.4		ns	
FRAME# Hold Time to HCLK Rising	0.6		ns	
TRDY# Hold Time to HCLK Rising	0.4		ns	
IRDY# Hold Time to HCLK Rising	0.2		ns	
STOP# Hold Time to HCLK Rising	0.7		ns	
DEVSEL# Hold Time to HCLK Rising	0.4		ns	
CBE[3:0]# Valid Delay from HCLK Rising	2.1	5.3	ns	
FRAME# Valid Delay from HCLK Rising	2.1	5.2	ns	
TRDY# Valid Delay from HCLK Rising	2.1	5.3	ns	
IRDY# Valid Delay from HCLK Rising	2.1	5.4	ns	
STOP# Valid Delay from HCLK Rising	2.1	5.2	ns	
DEVSEL# Valid Delay from HCLK Rising	2.1	5.6	ns	
GNT#, Valid Delay from HCLK Rising	2.5	5.2	ns	
CBE[3:0]# ,Float Delay from HCLK Rising	3.3	11	ns	
FRAME# ,Float Delay from HCLK Rising	1.7	7	ns	
TRDY# ,Float Delay from HCLK Rising	1.7	7	ns	
IRDY# ,Float Delay from HCLK Rising	3.3	11	ns	
STOP# ,Float Delay from HCLK Rising	1.7	7	ns	
DEVSEL# ,Float Delay from HCLK Rising	2.1	8	ns	



Table 12. AC Characteristics - AGP (1X) Cycle Timing

Parameter	Min	Max	Unit	Notes
GD[31:0] Valid delay from HCLK Rising (request phase)	1.1	5.2	ns	0 pf
GD[31:0] Valid delay from HCLK Rising (data phase)	0.2		ns	
GD[31:0] Valid delay from HCLK Rising (data phase)	2.0	5.0	ns	
GD[31:0] Hold Time to HCLK Rising	0.6		ns	
GBE[3:0]#, Setup Time to HCLK Rising	5.0		ns	
GPIPE#, Setup Time to HCLK Rising	3.6		ns	
SBA[7:0], Setup Time to HCLK Rising	4.7		ns	
GIRDY#, Setup Time to HCLK Rising	4.7		ns	
GRBF#, Setup Time to HCLK Rising	4.7		ns	
GBE[3:0]#, Hold Time from HCLK Rising	0.8		ns	
GPIPE, Hold Time from HCLK Rising	0.3		ns	
SBA[7:0], Hold Time from HCLK Rising	0.2		ns	
GIRDY#, Hold Time from HCLK Rising	0.3		ns	
GRBF#, Hold Time from HCLK Rising	0.1		ns	
ST[2:0], valid Delay from HCLK Rising	2.4	5.5	ns	
GTRDY#, Valid Delay from HCLK Rising	2.6	5.7	ns	
GREQ# Setup Time to HCLK Rising	3.5		ns	
GREQ# Hold Time to HCLK Rising	0.3		ns	
GGNT# Valid Delay from HCLK Rising	1.5	5.5	ns	

Table 13. AC Characteristics - AGP (2X) Cycle Timing

Parameter	Min	Max	Unit	Notes
GD[31:0] Setup Time to GDS[1:0]#	0.4		ns	0 pf
GBE[3:0]# Setup Time to GDS[1:0]#	0.4		ns	
SBA[7:0] Setup Time to SBS#	0.7		ns	
GDS[1:0]# to HCLK Rising (T2) Setup Time	0.7		ns	
SBS# to HCLK Rising Setup Time	0.7		ns	
GD[31:0] Hold Time from to GDS[1:0]# falling	0.7		ns	
GBE[3:0]# Hold Time from to GDS[1:0]# falling	0.7		ns	
SBA[7:0] Hold Time from to SBS# falling	0.4		ns	
GDS[1:0]# to HCLK Rising (T2) Hold Time	1.5		ns	
SBS# to HCLK Rising Hold Time	1.5		ns	
GD[31:0] Valid Delay before GDS[1:0]#	1.8	3.7	ns	
GD[31:0] Valid Delay after GDS[1:0]#	1.8	3.8	ns	
GD[31:0] Float to Active Delay	2.0	5.2	ns	
GD[31:0] Active to Float Delay	1.7	4.4	ns	
GDS[1:0]# Falling Delay from HCLK Rising	3.4	8.9	ns	-
GDS[1:0]# Rising Delay from HCLK Rising	6.0	15.6	ns	



# MECHANICAL SPECIFICATIONS




Figure 8. Mechanical Specifications - 492-Pin Ball Grid Array Package