8000 MÜNCHEN 82 Stahlgruberring 12 Tel. 089/42 00 1-0 Tx. 522 561
8500 NÜRNBERG 20 Äußere Sulzbacher Str. 37 Tel. 0911/595058 Tx. 626 495
7257 DITZINGEN Siemensstraße 1 Tel. 071 56/70 83 Tx. 7 245 265
6000 FRANKFURT 90 Langer Weg 18 Tel. 089/78 00 87 Tx. 4189 486
4006 ERKRATH Heinrich-Hertz-Str. 34 Tel. 091/78 00 87 Tx. 4189 486
2000 HAMBURG 60 Überseering 25 Tel. 030/3417081 Tx. 185 323

# **Digital** Signal Processing Applications

with the TMS320 Family

1986

Theory, Algorithms, and Implementations



	<i>x</i>			
	•			
	€			
	,			

# Digital Signal Processing Applications with the TMS320 Family

Digital Signal Processing Semiconductor Group



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor device might be or are used.

The software code contained in this book is copyrighted and all rights are reserved by Texas Instruments, Inc. This code is intended for use on a Texas Instruments digital signal processor (TMS32010, TMS32020...). No other use is authorized.


Copyright © 1986, Texas Instruments Incorporated

Copyright © 1986, Texas Instruments ISBN 2-86886-009-5 - Dépôt légal : Mai 1986 Printed in France

#### **TRADEMARKS**

The trademarks that have been mentioned in this book are credited to the respective corporations in the listing below.

TRADEMARK	CORPORATION	TRADEMARK	CORPORATION
Apple	Apple Computers, Inc.	Microstuf	Microstuf, Inc.
CP/M	Digital Research, Inc.	MS-DOS	Microsoft, Inc.
CROSSTALK	Microstuf, Inc.	PAL	Monolithic Memories,
			Inc.
DEC, DECtalk	Digital Equipment Corp.	PC-DOS	IBM Corporation
DFDP	Atlanta Signal Processors Inc.	PDP-11,Q-Bus	Digital Equipment Corp.
Eclipse	Data General Corp.	TEKTRONIX	Tektronix Corporation
EZ-PRO	American Automation	UNIX	Bell Laboratories
IBM	IBM Corporation	VAX,VMS	Digital Equipment Corp.
ILS	Signal Technology, Inc.	VMEBUS	Motorola, Inc.
Intel	Intel Corporation		motoroia, me.



# **Contents**

PREFACE	vi
PART I DIGITAL SIGNAL PROCESSING AND THE TMS320 FAMILY	
1. Introduction	. 3
2. The TMS320 Family	. 1
PART II FUNDAMENTAL DIGITAL SIGNAL PROCESSING OPERATIONS	
DIGITAL SIGNAL PROCESSING ROUTINES	
3. Implementation of FIR/IIR Filters with the TMS32010/TMS32020	2
4. Implementation of Fast Fourier Transform Algorithms with the TMS32020 (Panos Papamichalis and John So)	69
5. Companding Routines for the TMS32010/TMS32020	.71
6. Floating-Point Arithmetic with the TMS32010	:13
7. Floating-Point Arithmetic with the TMS32020	45
8. Precision Digital Sine-Wave Generation with the TMS32010	69
9. Matrix Multiplication with the TMS32010 and TMS32020	91
DSP INTERFACE TECHNIQUES	
10. Interfacing to Asynchronous Inputs with the TMS32010	07
11. Interfacing External Memory to the TMS32010	15
12. Hardware Interfacing to the TMS32020	47
13. TMS32020 and MC68000 Interface	69

### PART III DIGITAL SIGNAL PROCESSING APPLICATIONS

#### TELECOMMUNICATIONS

14. Telecommunications Interfacing to the TMS32010
15. Digital Voice Echo Canceller with a TMS32020
16. Implementation of the Data Encryption Standard Using the TMS32010
17. 32-kbit/s ADPCM with the TMS32010
18. A Real Time Speech Subband Coder Using the TMS32010
19. Add DTMF Generation and Decoding to DSP-uP Designs
COMPUTERS AND PERIPHERALS
Speech Coding/Recognition
20. A Single-Processor LPC Vocoder
21. The Design of an Adaptive Predictive Coder Using a Single-Chip Digital Signal Processor
<ol> <li>Firmware-Programmable μC Aids Speech Recognition</li></ol>
Image/Graphics
23. A Graphics Implementation Using the TMS32020 and TMS34061
Digital Control
24. Control System Compensation and Implementation with the TMS32010
APPENDIX: TMS320 BIBLIOGRAPHY
INDEX

#### **PREFACE**

Digital Signal Processing (DSP) involves the representation, transmission, and manipulation of signals using numerical techniques and digital processors. It has been an exciting and growing technology during the past few years. Its applications have also been expanded vigorously to encompass not only the traditional radar signal processing but also today's digital audio processing (for consumer laser disc players).

In designing a DSP application, the designer faces the following immediate technical challenges:

- Selecting digital signal processors powerful enough to perform the task,
- Obtaining technical support as well as development tools from the semiconductor vendor,
- · Creating DSP algorithms to execute the application, and
- Implementing these algorithms on the processors.

These difficult but not impossible tasks challenge design engineers. Each of these problems must be resolved before a successful DSP product can be introduced. The purpose of this applications book is to serve as a reference guide for engineers who seek solutions to the above design problems in DSP applications. Readers will benefit from the DSP devices/tools introduced and the fundamental DSP operations and application examples presented in the book for either instant solutions or ideas for solutions to the above challenges.

This book consists of three major parts. The first part briefly introduces the device architectures, characteristics, support, and development tools for the first two generations of the Texas Instruments TMS320 digital signal processors. Readers who are not familiar with these processors should begin their reading with this part of the book. The second part of the book covers some of the common DSP routines, such as Finite Impulse Response (FIR) and Infinite Impulse Response (IIR) filters and Fast Fourier Transforms (FFT), implemented using the TMS320 devices. Hardware interfacing and multiprocessing with these devices are also included. The last part of the book is applications specific. Some typical DSP applications are selected and thoroughly discussed. These applications are divided into two categories: telecommunications, and computers and peripherals (including speech coding/recognition, image/graphics, and digital control).

The materials included in this book are primarily application reports, which have been generated by the digital signal processing engineering staff of the Texas Instruments Semiconductor Group. Some published articles and a technical report from MIT Lincoln Laboratory have also been reprinted herein to supplement the application reports in order to provide completeness of the subject matter. The application reports contain more complete theory and implementations (consisting of algorithms, TMS320 code, and/or schematics) than the reprinted articles.

Readers who desire to obtain more information regarding the device characteristics and programming of the TMS320 digital signal processors should refer to other publications, such as the appropriate device User's Guide or Data Sheet. References are usually included at the end of each report. A comprehensive list of literature published since 1982 on the TMS320 digital signal processors is provided in the appendix for interested readers to gain further knowledge on various aspects of the TI processors.

The editor would like to credit the authors who contributed the application reports and articles included in the book. A special thanks and note of appreciation go to Maridene Lemmon for a thorough review of the entire manuscript. Many comments from members of the TI Semiconductor Digital Signal Processing staff, especially Maridene Lemmon and Mike Hames, have also greatly improved the structure of the book.

# PART I DIGITAL SIGNAL PROCESSING AND THE TMS320 FAMILY

	tro													

#### 1. Introduction

A brief overview of digital signal processing and its major application areas is presented in this section. A guide to how the book is organized and can be used is also provided.

#### Overview of Digital Signal Processing

In the last decade, Digital Signal Processing (DSP) has made tremendous progress in both the theoretical and practical aspects of the field. 1-5 While more DSP algorithms are being discovered, better tools are also being developed to implement these algorithms. One of the most important breakthroughs in electronic technology is the high-speed digital signal processors. These single-chip processors are now commercially available in Very Large-Scale Integrated (VLSI) circuits from semiconductor vendors. Digital signal processors are essentially high-speed microprocessors/microcomputers, designed specifically to perform computation-intensive digital signal processing algorithms. By taking advantage of the advanced architecture, parallel processing, and dedicated DSP instruction sets, these devices can execute millions of DSP operations per second. This capability allows complicated DSP algorithms to be implemented in a tiny silicon chip, which previously required the use of a minicomputer and an array processor.

With this VLSI advancement, innovative engineers in industry are discovering more and more applications where digital signal processors can provide a better solution than their analog counterparts for reasons of reliability, reproducibility, compactness, and efficiency. These digital signal processors are also highly programmable, which makes them very attractive for (1) system upgrades, in the case of advancements in DSP algorithms, and (2) multitasking where different tasks can be performed with the same device by simply changing its program. Because of these and many other advantages, digital signal processors are becoming more prevalent in areas of general-purpose digital signal processing, telecommunications, voice/speech, graphics/imaging, control, instrumentation, and the military. Table 1 lists some applications in these areas.

1. Introduction 3

Table 1. Typical Applications of the TMS320 Family

GENERAL-PURPOSE DSP	GRAPHICS/IMAGING	INSTRUMENTATION		
Digital Filtering	3-D Rotation	Spectrum Analysis		
Convolution	Robot Vision	Function Generation		
Correlation	Image Transmission/	Pattern Matching		
Hilbert Transforms	Compression	Seismic Processing		
Fast Fourier Transforms	Pattern Recognition	Transient Analysis		
Adaptive Filtering	Image Enhancement	Digital Filtering		
Windowing	Homomorphic Processing	Phase-Locked Loops		
Waveform Generation	Workstations			
	Animation/Digital Map			
VOICE/SPEECH	CONTROL	MILITARY		
Voice Mail	Disk Control	Secure Communications		
Speech Vocoding	Servo Control	Radar Processing		
Speech Recognition	Robot Control	Sonar Processing		
Speaker Verification	Laser Printer Control	Image Processing		
Speech Enhancement	Engine Control	Navigation		
Speech Synthesis	Motor Control	Missile Guidance		
Text to Speech		Radio Frequency Modems		
TELECOMM	UNICATIONS	AUTOMOTIVE		
Echo Cancellation	FAX	Engine Control		
ADPCM Transcoders	Cellular Telephones	Vibration Analysis		
Digital PBXs	Speaker Phones	Antiskid Brakes		
Line Repeaters	Digital Speech	Adaptive Ride Control		
Channel Multiplexing	Interpolation (DSI)	Global Positioning		
1200 to 19200-bps Modems	X.25 Packet Switching	Navigation		
Adaptive Equalizers	Video Conferencing	Voice Commands		
DTMF Encoding/Decoding	Spread Spectrum	Digital Radio		
Data Encryption	Communications	Cellular Telephones		
CONSUMER	INDUSTRIAL	MEDICAL		
Radar Detectors	Robotics	Hearing Aids		
Power Tools	Numeric Control	Patient Monitoring		
Digital Audio/TV	Security Access	Ultrasound Equipment		
Music Synthesizer	Power Line Monitors	Diagnostic Tools		
Educational Toys		Prosthetics		
		Fetal Monitors		

#### Organization of the Book

This book is organized into three major parts. Part I contains a brief introduction to digital signal processing and a cursory review of the first two generations of the TMS320 digital signal processors, their characteristics, and the support available from Texas Instruments and third parties.

Part II consists of a collection of common DSP routines and interfaces for implementing DSP algorithms using the TMS320 processors. These DSP routines are: Finite Impulse Response (FIR)/Infinite Impulse Response (IIR) filters, Fast Fourier Transforms (FFT),

Pulse Code Modulation (PCM) companding, floating-point arithmetic, precision digital sine-wave generation, and matrix operations. Interfacing the TMS320 to external memory devices and microprocessors, and using the TMS320 in a multiprocessing environment are also included. These DSP routines and interfaces serve as the basis for developing DSP applications.

Part III is applications specific. Some typical DSP applications are encompassed and catagorized into two areas: telecommunications and computers and peripherals. In the telecommunications area, six applications are selected: telecommunications interfacing using the TMS32010, a single-chip TMS32020 echo canceller, implementation of the Data Encryption Standard (DES) algorithm using the TMS32010, 32-kbit/s Adaptive Differential Pulse Code Modulation (ADPCM) transcoders using the TMS32010, TMS32010 16-kbit/s subband coders, and a Dual-Tone MultiFrequency (DTMF) encoder/decoder using the TMS32010. For computers/peripherals, which has become a fast expanding area for numerous DSP applications, reprints of a series of articles on speech vocoding at 2.4-kbit/s and 9.6-kbit/s and speech recognition with the TMS32010 are included. An application report on the TMS32020 for image/graphics applications is also presented. A detailed report on the design of a digital control system with the TMS32010 digital signal processor concludes Part III.

Readers are encouraged to adapt these DSP routines, algorithms, and implementations to their applications using the TMS320. It is important to bear in mind that the materials given in each report and article only serve as examples. Further optimization of either the code or the circuit to meet specific performance/cost goals is possible. These goals are usually application-dependent. Readers need to make the appropriate tradeoffs to fit their specific design criteria.

In summary, even with a book of this size, it is impossible to cover all the DSP routines and applications. Because of the TMS320 family's excellent computation power, high programmability, and complete development tools, more applications will be created in the future. These applications will extend beyond the two areas selected for this volume. The TMS320 family of processors will continue to provide cost-/performance-effective solutions in the dynamic field of digital signal processing.

#### References

The following references in digital signal processing may be helpful to the reader of this book:

- 1. A. Oppenheim and R. Schafer, Digital Signal Processing, Prentice-Hall (1975).
- L. Rabiner and B. Gold, Theory and Application of Digital Signal Processing, Prentice-Hall (1975).
- 3. A. Oppenheim (editor), Applications of Digital Signal Processing, Prentice-Hall, (1978).

1. Introduction 5

- 4. Issues of IEEE Transactions on Acoustics, Speech, and Signal Processing.
- 5. Proceedings of IEEE International Conference on Acoustics, Speech, and Signal Processing.

5 1. Introduction

# 2. The TMS320 Family

This section provides a brief description of the TMS320 digital signal processing family. The family's device architectures, characteristics, and features suitable for digital signal processing applications are discussed. To succeed in designing a DSP application, comprehensive development and support tools are required. Texas Instruments provides a whole family of tools to help DSP engineers. These tools are summarized in this section. Extensive publications produced by Texas Instruments include device specifications, device user's guides, and development tools reference guides. A comprehensive list of these publications is also included. Please see page 19 for RTC addresses and phone numbers.

#### TMS320 Digital Signal Processing Family

The Texas Instruments TMS320 product line contains a family of digital signal processors, designed to support a wide range of high-speed or numeric-intensive DSP applications. These 16/32-bit single-chip microprocessors/microcomputers combine the flexibility of a high-speed controller with the numerical capability of an array processor, thereby offering an inexpensive alternative to a multichip bit-slice processor or an expensive commercial array processor.

The TMS320 family contains the first MOS microprocessor capable of executing five million instructions per second. This high throughput is the result of the comprehensive, efficient, and easily programmed instruction set and of the highly pipelined architecture. Special instructions, such as multiply/accumulate with fast data move, have been incorporated to speed the execution of DSP algorithms. A comprehensive set of general-purpose microprocessor instructions is also included. For example, the branch instructions encompass all the various conditions of the accumulator. Three different addressing modes are provided: direct, indirect, and immediate. A full set of Boolean instructions is included for testing bits. Bit extractions and interrupt capabilities are also part of the features of the TMS320 processors.

Architecturally, the TMS320 utilizes a modified Harvard architecture for speed and flexibility. In a strict Harvard architecture, the program and data memories lie in two separate spaces, permitting a full overlap of the instruction fetch and execution. The TMS320 family's modification of the Harvard architecture allows transfer between program and data spaces, thereby increasing the flexibility of the device. This architectural modification eliminates the need for a separate coefficient ROM and also maximizes processing power by maintaining two separate bus structures (program and data) for full-speed execution.

The Texas Instruments TMS320 family consists of two generations of digital signal processors. The first generation contains the TMS32010 and its offspring: TMS320C10, TMS32011, and TMS32010-25. The TMS32020 and TMS320C25 are the second-generation processors. The features described thus far are common among the processors in the family. Some specific features are added in each processor to provide different cost/performance tradeoffs. These features will be covered in the remaining part of this section. The flexibility of the TMS320 family gives a DSP designer alternatives in selecting a device in the family that can best serve his applications.

The two generations of digital signal processors can be plotted on a hypothetical performance and time scale, as shown in Figure 1. Several trends in digital signal processors can be observed from the figure. Offspring of the first two generations of

processors are becoming available to provide better DSP system integration and cost/performance tradeoffs. Specifically, peripheral circuits are being integrated into the DSP device to reduce chip counts, board space, power consumption, and system cost. Because of the low-power and high-speed advantages of CMOS circuits, DSP devices are also being introduced in CMOS in addition to their NMOS counterparts. In the future, newer generations of DSP processors will also be needed to meet higher performance requirements for some applications and further expand the DSP horizon.




Figure 1. The Generations of Digital Signal Processors

#### TMS32010 Digital Signal Processor

The TMS32010¹ is the first-generation digital signal processor. Its hardware implements many functions that other processors typically perform in software. For example, this device contains a hardware multiplier that performs a 16 x 16-bit multiplication with a 32-bit result in a single 200-ns cycle. A hardware barrel shifter is used to shift data on its way into the ALU. Extra hardware has been included so that auxiliary registers, which provide indirect data RAM addresses, can be configured in an auto-increment/decrement mode for single-cycle manipulation of data tables. This hardware-intensive approach gives the design engineer the type of power previously unavailable on a single chip.

The TMS32010 has both microprocessor and microcomputer modes selectable via the device  $MC/\overline{MP}$  pin. When used in the microcomputer mode, the TMS32010 is equipped with a 1536-word ROM, which is mask-programmed at the factory with a customer's program. It can also execute from an additional 2560 words of off-chip program memory at full speed. This memory expansion capability is especially useful for applications sharing the same subroutines. In this case, the common subroutines can be stored on-chip while the application-specific code is stored off-chip. When used in the microprocessor mode, the TMS32010 can execute full-speed 4096-word off-chip instructions. Figure 2 shows the functional block diagram of the TMS32010 processor. The device is fabricated in a  $2.4\mu$  NMOS technology and has a chip area of 51K square mil. It is produced in a 40-pin dual-in-line package and a 44-pin plastic-leadless-chip-carrier (PLCC) dissipating 950 mW (typically). The maximum clock frequency is 20.5 MHz for an instruction rate of five million instructions per second.

Some of the key features of the TMS32010 are:

- 200-ns instruction cycle
- 1.5K words (3K bytes) of program ROM
- 144 words (288 bytes) of data RAM
- 16 x 16-bit parallel multiplier
- External memory expansion to 4K words (8K bytes) at full speed
- Interrupt with context save
- · Barrel shifter
- · On-chip clock
- Single 5-volt supply, NMOS technology, 40-pin DIP and 44-pin PLCC.




Figure 2. Functional Block Diagram of the TMS32010

#### TMS320C10 Digital Signal Processor

The TMS320C10² is essentially a CMOS replica of the TMS32010. The device is both plug-in and object-code compatible to its NMOS counterpart, the TMS32010. The TMS320C10 also has an instruction cycle time of 200 ns. The device is fabricated in a  $2\mu$  CMOS technology with power consumption of 100 mW (typically) at 20-MHz operation. Because of the low-power consumption, the CMOS TMS32010 is very useful for power-sensitive applications, such as digital telephony and portable consumer products.

#### TMS32011 Digital Signal Processor

The TMS32011<sup>3</sup> is a dedicated microcomputer with 1.5K words of on-chip program ROM (and no external memory expansion) intended for high-volume applications. The TMS32011 is essentially a TMS32010 with the address bus stripped off and two serial ports integrated on-chip. In addition, PCM companding ( $\mu$ /A-law to and from linear PCM) functions and a timer have been implemented in hardware to reduce the program memory size and increase the CPU utilization for applications using codecs. The device has all the TMS32010 hardware features, such as a 200-ns instruction cycle time, 16 x 16-bit multiplier, and 32-bit ALU/accumulator. The instruction sets are fully compatible, enabling existing TMS32010 development tools to be used in TMS32011 applications.

The following key features distinguish the TMS32011 microcomputer:

- Dual-channel serial port for full-duplex serial communication
- Direct interface to combo-codec and PCM highway systems
- · Serial-port timer
- Internal framing-pulse generation
- On-chip companding hardware for μ-law and A-law PCM conversions
- Object-code compatible with the TMS32010 instruction set
- Compatible with TMS32010 development support tools
- Peripheral mode to TMS32010 for application development
- 1.5K words (3K bytes) of program ROM
- 144 words (288 bytes) of data RAM.

#### TMS32010-25 Digital Signal Processor

The TMS32010-25 is a 160-ns instruction cycle time version of the TMS32010. This microprocessor is intended for higher performance applications using off-chip memory, which require 25 percent greater processor throughput (6.25 million instructions per second) than the TMS32010. Existing TMS32010 designs can simply speed up the system clock to 25 MHz to take advantage of the increased processor throughput without any software redesign. The device is capable of accessing 4K words of external program memory. Other key features of the TMS32010-25 are the same as the ones in the 20-MHz version of the TMS32010.

#### TMS32020 Digital Signal Processor

The TMS32020<sup>4</sup> digital signal processor is the second-generation member of the TMS320 family of VLSI processors. The TMS32020 architecture is based upon that of the TMS32010, the first member of the TMS320 family. The TMS32020 greatly enhances the memory spaces of the processor, providing 544 words of on-chip data

and program memory. Increased throughput is accomplished by means of single-cycle multiply/accumulate instructions with a data move option, five auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data-intensive applications. The TMS32020 has a comprehensive instruction set of 109 instructions to increase software throughput and ease of development. The processor contains special repeat instructions for streamlining program space and execution time.

The architectural design of the TMS32020 emphasizes overall system speed, communication, and flexibility in processor configuration. Control signals and software instructions provide block memory transfer, communication to slower off-chip devices, multiprocessing implementations, and floating-point support. Peripheral functions, such as the hardware timer and serial port, have been integrated on-chip to reduce overall system cost. The combination of increased memory (both on-chip and off-chip), expanded instruction set (for example, single-cycle multiply/accumulate), and additional hardware features give the TMS32020 two to three times the performance over the TMS32010 in DSP applications.

Figure 3 shows the functional block diagram of the TMS32020. The TMS32010 source code is upward-compatible with the TMS32020 source code, and can be assembled using the TMS32020 Macro Assembler. The TMS32020 is fabricated in a  $/4\mu$  NMOS technology and has a chip area of 119K square mil. It is produced in a 68-pin grid array package and has a typical power consumption of 1.2 W. The maximum clock frequency is 20.5 MHz for an instruction rate of five million instructions per second.

Some of the key features of the TMS32020 are:

- 544 words of on-chip data RAM (256 words configurable as either data or program memory)
- 128K words of memory space (64K words program and 64K words data)
- Single-cycle multiply/accumulate instructions
- Repeat instructions
- 200-ns instruction cycle
- · Serial port for multiprocessing or codec interface
- · Sixteen input and sixteen output channels
- 16-bit parallel interface
- · Directly accessible external data memory space
- · Global data memory interface
- Block moves for data/program memory
- TMS32010 software-upward compatibility
- Instruction set support for floating-point operations
- On-chip clock
- Single 5-volt supply, NMOS technology, 68-pin grid array package.




Figure 3. Functional Block Diagram of the TMS32020

#### TMS320C25 Digital Signal Processor

The TMS320C2<sup>5</sup> is a pin-compatible CMOS version of the TMS32020 with additional features to further enhance the processor speed, system integration, and ease of application development. The TMS320C25's faster instruction cycle time of 100 ns, additional instructions, and additional on-chip hardware such as an 8-deep hardware stack and a auxiliary registers result in two to three times the throughput of its predecessor, the TMS320C20. The inclusion of a large on-chip masked ROM (4K words) makes the TMS320C25 ideal for single-chip DSP applications, thus reducing the power, cost, and board space of many applications. All 109 TMS32020 instructions are implemented on the device with object-code compatibility. Two new instructions (MPYA and ZALR) on the device allow an LMS adaptive filter tap and update to be performed in 4 machine cycles. A 256-tap adaptive filter can thus be sampled at 8 kHz to be executed on a single chip (with no external memory) in real time. The device is fabricated in 1.8μ CMOS technology and is packaged in a 68-pin PLCC. Figure 4 shows the functional block diagram of the TMS320C25.

The following outlines the major enhancements of the TMS320C25 over the TMS32020:

- Two versions: 100-ns instruction cycle time 125-ns instruction cycle time
- 4K x 16-bit on-chip masked ROM
- Object-code compatible with TMS32020
- MAC/MACD operation with external program memory
- Double-buffered static serial port
- T1/G.711 transmission interface
- · Unsigned multiply and carry bit for complex arithmetic
- · Bit-reversed addressing for FFTs
- Powerdown mode
- Eight auxiliary registers
- · Eight-deep hardware stack
- MPYA and rounding for adaptive filtering
- Concurrent DMA via redefined HOLD mode
- 1.8μ CMOS, 68-pin PLCC.




Figure 4. Functional Block Diagram of the TMS320C25

The TMS320 family's unique versatility, computational power, and high I/O throughput give the DSP designer a new powerful solution to a variety of complicated applications. Some of these applications are discussed in Part III of this book.

#### **Development and Support Tools**

In developing an application, problems are usually encountered, and questions must be answered before funding to start the project, or to continue it, is granted. Oftentimes the tools and vendor support provided to the designer are the difference between the success and failure of the project. This is especially true when using state-of-the-art electronic devices, such as digital signal processing ICs.

The TMS320 family of digital signal processors has a wide range of development tools available (see Figure 5). These tools range from very inexpensive evaluation modules for application evaluation and benchmarking purposes, assembler/linkers, and software simulators to full-capability hardware emulators. For a complete listing of the support available from TI, DSP text/reference books, design services and support offered by TI Regional Technology Centers and third parties, please refer to the Development Support Reference Guide. A brief summary of them is provided in the succeeding subsections.



Figure 5. TMS320 Product Development Tools

#### Software Tools

Assembler/linkers and software simulators are available on PC and VAX for users to develop and debug TMS320 DSP algorithms. Their features are described as follows:

ASSEMBLER/LINKER<sup>4-9</sup>: The TMS320 Macro Assembler translates TMS320 assembly language source code into executable object code. The assembler allows the programmer to work with mnemonics rather than hexadecimal machine instructions and to reference memory locations with symbolic addresses. The macro assembler supports macro calls and definitions along with conditional assembly. The TMS320 Linker permits a program to be designed and implemented in separate modules that will later be linked together to form the complete program. The linker resolves external definitions and references for relocatable code, creating an object file that can be executed by the TMS320 Simulator, TMS320 Emulator, or the TMS320 processor. The TMS320 Macro Assembler/Linker is currently available for the VAX/VMS, TI PC/MS-DOS, and IBM PC/PC-DOS operating systems for both generations of DSP processors.

SIMULATOR<sup>6,9</sup>: The TMS320 Simulator is a software program that simulates operations of the TMS320 digital signal processor to allow program verification. The debug mode enables the user to monitor the state of the simulated TMS320 while the program is executing. The simulator uses the TMS320 object code produced by the TMS320 Macro Assembler/Linker. During program execution, the internal registers and memory of the simulated TMS320 are modified as each instruction is interpreted by the host computer. Once program execution is suspended, the internal registers and both program and data memories can be inspected and/or modified. The TMS320 Simulator is currently available for the VAX/VMS, TI PC/MS-DOS, and IBM PC/PC-DOS operating systems for both generations of DSP devices.

#### Hardware Tools

Powerful TMS320 evaluation and emulation tools provide in-circuit emulation and hardware program debugging (such as hardware breakpoint/trace) for developing and testing DSP algorithms in a real product environment. The following paragraphs provide a brief description of these tools.

EVALUATION MODULE (EVM)<sup>11</sup>: The EVM allows the designer to determine at minimal cost if the TMS320 meets the timing requirements of an application. It is a standalone single-board module that contains all of the tools necessary to evaluate the device as well as provide in-circuit emulation. The powerful firmware package on the EVM contains a debug monitor, editor, assembler, reverse assembler, EPROM programmer, software communication to two EIA ports, and an audio cassette interface. Communication to a host computer and several peripherals is provided on the TMS320 EVM. Dual EIA ports allow the EVM to be connected to a terminal and either a host computer or a line printer. The EVM accepts either source or object code downloaded from the host computer. The resident assembler converts incoming source text into executable code in just one pass by automatically resolving labels after the first assembly pass is completed. When a session is finished, code is saved via the host computer, audio cassette recorder, or EPROM programmer. The EVM is currently available for the evaluation of the TMS32010.

EMULATOR (XDS)<sup>12</sup>: The TMS320 XDS Emulator is a powerful, sophisticated development tool providing full-speed in-circuit emulation with real-time hardware breakpoint/trace and program execution capability from target memory. The XDS allows

integration of the hardware and software modules in the debug mode. By setting breakpoints based on internal conditions or external events, execution of the program can be suspended and control given to the debug mode. In the debug mode, all registers and memory locations can be inspected and modified. Single-step execution is available. Full-trace capabilities at full speed and a reverse assembler that translates machine code back into assembly instructions also increase debugging productivity. The XDS system is designed to interface with either a terminal or a host computer. The object code generated by the assembler/linker can be downloaded to the XDS and then controlled through a terminal. The XDS is available for both the TMS32010 and TMS32020.

ANALOG INTERFACE BOARD (AIB)<sup>13</sup>: The AIB is an analog-to-digital and digital-to-analog conversion board that can be used in conjunction with the EVM or XDS. It can also be used in an educational environment to aid in familiarizing the student with digital signal processing techniques. Analog-to-digital and digital-to-analog converters with 12-bit resolution and anti-aliasing and smoothing filters with cutoff frequency programmable from 4.7 kHz to 20 kHz are included on-board. The AIB is designed to adapt to either the TMS32010 or the TMS32020.

A summary of these tools and their TI part numbers is shown in Tables 2 and 3 for the TMS32010 and TMS32020, respectively.

Table 2. TMS32010 Family Hardware and Software Support Tools

HOST COMPUTER	OPERATING SYSTEM	PART NUMBER
	MACRO ASSEMBLERS/LINKERS	
DEC VAX	VMS	TMDS3240210-08
TI/IBM PC	MS/PC-DOS	TMDS3240810-02
	SIMULATORS	
DEC VAX	VMS	TMDS3240211-08
TI/IBM PC	MS/PC-DOS	TMDS3240811-02
HARDWARE TOOL		PART NUMBER
Evaluation Module (EVM)		TMDS3268811-03
Analog Interface Board (AIB)		TMDS3268812-06
Emulator (XDS/22)		TMDS3262281

Table 3. TMS32020 Family Hardware and Software Support Tools

HOST COMPUTER	OPERATING SYSTEM	PART NUMBER
	MACRO ASSEMBLERS/LINKERS	
DEC VAX	VMS	TMDS3241210-08
TI/IBM PC	MS/PC-DOS	TMDS3241810-02
	SIMULATORS	
DEC VAX	VMS	TMDS3241211-08
TI/IBM PC	MS/PC-DOS	TMDS3241811-02
HARDWARE TOO	L	PART NUMBER
Analog Interface Board (AIB	RTC/ADP320A-06	
Emulator (XDS/11)		TMDS3261122
Emulator (XDS/22)		TMDS3262291

#### Digital Filter Design Package

In addition to the above design tools, Texas Instruments has also made available a Digital Filter Design Package (DFDP)<sup>5</sup>, developed by Atlanta Signal Processors Inc. (ASPI). The package runs on both TI and IBM PCs. The DFDP allows the user to design a digital filter (lowpass, highpass, bandpass, and bandstop types) using a menu-driven approach. A filter can be designed by simply specifying its characteristics. After the filter design, the DFDP can automatically generate the TMS320 code, which later can be integrated into a designer's application. The DFDP can be ordered through TI or ASPI using TI part number DFDP-IBM001 for the IBM PC version and DFDP-TI001 for the TI PC.

#### RTC and Third-Party Support

The TI Regional Technology Centers (RTC) are staffed with qualified engineers to provide technical support to the TMS320 customers. TMS320 hands-on workshops are also offered by professional instructors in the RTC to give engineers a quick start designing with the TMS320 digital signal processors. Hands-on exercises are included in the workshop to familiarize students with various hardware and software design tools. Many design examples are given throughout the course, which allows students to learn and

practice essential TMS320/DSP design skills. For further information, please contact the nearest RTC through the following phone numbers:

GERMANY	HOLLAND
8050 Freising - Tel. : 08161/80-4002	1100 AZ Amsterdam-Zuidoost - Tel. : (020) 5602911
3000 Hannover 51 - Tel. : 0511/64 80 21 4300 Essen 1 - Tel. : 0201/24 25-0 7302 Ostfildern 2/Nellingen - Stuttgart	ITALY 02015 Cittaducale (Rieti) - Tel. : (0746) 6941
Tel.: 0711/34 03-0	SWEDEN
FRANCE	100 54 Stockholm - Tel. : (08) 235480
78141 Vélizy-Villacoublay Cedex - Tél. (1) 39 46 97 12 06270 Villeneuve-Loubet - Tel. : 93 20 01 01	UNITED KINGDOM Bedford, MK41 7PA - Tel. : (0234) 67466

TI also provides a team of third parties<sup>5</sup> with DSP expertise to support customer design. An extensive list of their names, phone numbers, and areas of support is given as follows:

COMPANY	PHONE NUMBER	TMS320 SUPPORT
Alembic Computer System Inc.	(213) 306-2865	IBM PC Speech Development
Allen Ashley	(818) 793-5748	MS-DOS/PC-DOS, CP/M-80 Assemblers
American Automation	(714) 731-1661	EZ-PRO In-Circuit Emulator
Atlanta Signal Processors Inc. (ASPI)	(404) 892-7265	Digital Filter Design Package, Algorithm Development Package
Bedford Research	(617) 275-7246	PDP and VAX Interactive Signal Processing Software
Burr Brown	(602) 746-1111	VMEBUS Board
Computalker	(213) 828-6546	IBM PC, CP/M, Apple II Assemblers, Simulators
Digital Signal Processing Software Inc.	(613) 825-5476	PDP-11, VAX, TI/IBM PC
Digital Sound Corp.	(805) 569-0700	Audio Data Conversion System for Speech Development
DSP Technology	(214) 247-8831	Four-Channel DTMF Detectors
Gas Light Software	(713) 729-1257	PC Digital Filter Software
Hewlett-Packard	Contact the Local HP Sales Office	HP Logic Development System Assembler/Linker
Kontron Electronics	(800) 227-8834	Logic Analyzer, Disassembler
Lawrence Livermore Lab.	Livermore, CA	Signal Processing Software

COMPANY	PHONE NUMBER	TMS320 SUPPOKT
Microstuf, Inc.	(404) 952-0267	TI/IBM PC Data Communications Software (CROSSTALK XVI)
Pacific Microcircuits	(604) 536-1886	TMS32010 Peripheral Interface Chip
Pratika SRL	Torino, Italy	Olivetti PC Assembler, Linker Loader
PH Associates	(703) 281-5762	IBM PC, CP/M, PDP-11, UNIX, TEKTRONIX Assemblers
Signal Technology, Inc.	(800) 235-5787	Speech/DSP Software (ILS)
Signix Corporation	(617) 358-5955	IBM PC Digital Filter Design/Evaluation
SKY Computers, Inc.	(617) 454-6200	PDP-11 Q-Bus/IBM PC-Bus Real-Time Processor Boards, Assembler, C Compiler
Televic	Belgium	SPL Compiler for VAX and PDP-11
Texas Instruments Inc.	(512) 250-7474	TI/IBM PC Speech Cards for Speech Vocoding and Recognition
Thorn EMI Elec.	Australia	S/W Support for Eclipse
TIAC Corp.	(604) 461-0120	DSP Hardware for IBM PC
Voice Control Systems Inc.	(214) 248-8244	Speech Recognition
Votan	(415) 490-7600	IBM PC Speech Cards Speech Chip Sets
Whitman Engineering	(305) 628-4516	DSP Development System

#### **DSP Text/Reference Books**

A series of DSP books have been or are being written by experts in the field to help both university students and practicing engineers. These books feature DSP theory, algorithms, applications, and TMS320 implementations, and are available from publishers, John Wiley & Sons and Prentice-Hall. The first book in the series, DFT/FFT and Convolution Algorithms, is now available from John Wiley & Sons. Since these books cover both the theoretical and practical aspects of DSP, they can be used by universities as textbooks or DSP engineers as reference guides. The titles, authors, publishers, and availability of these books are provided as follows:

TITLE	AUTHOR	PUBLISHER	AVAILABILITY
DFT/FFT and Convolution Algorithms	C. S. Burrus and T. W. Parks	John Wiley & Sons	now
Digital Filter Design	T. W. Parks and C. S. Burrus	John Wiley & Sons	1986
Adaptive Filter Design	R. Johnson, Jr. et al	John Wiley & Sons	1986
Digital Control	·W. Kohn	John Wiley & Sons	1986
Practical Approaches to Speech Coding	P. Papamichalis	Prentice- Hall	1986

For ordering information from publishers, please write or call:

John Wiley & Sons, Inc.	Prentice-Hall, Inc.
605 Third Avenue	Route 9W
New York, NY 10158	Englewood Cliffs, NJ 07632
1-800-526-5368	201-767-9520

#### **TMS320 Documentation Support**

Extensive publications are produced by Texas Instruments to support the TMS320 digital signal processing family. A list of these publications is given below.

- 1. TMS32010 User's Guide (SPRU001B).
- 2. TMS320C10 Data Sheet (SPRS006).
- 3. TMS32011 User's Guide (SPRU010).
- 4. TMS32020 User's Guide (SPRU004A).
- 5. TMS320C25 User's Guide (SPRU012).
- 6. TMS320 Development Support Reference Guide (SPRU007A).
- 7. TMS32010 Assembly Language Programmer's Guide (SPRU002B).
- 8. Link Editor User's Guide (SPDU037C).
- 9. TMS32010 Crossware Installation Guide (SPDU049).
- 10. TMS320 Family Simulator User's Guide (SPRU009).
- 11. TMS32010 Evaluation Module User's Guide (SPRU005A).
- 12. XDS/22 TMS32010 Emulator User's Guide (SPDU015).
- 13. TMS32010 Analog Interface Board User's Guide (SPRU006).

# PART II FUNDAMENTAL DIGITAL SIGNAL PROCESSING OPERATIONS

#### DIGITAL SIGNAL PROCESSING ROUTINES

- 3. Implementation of FIR/IIR Filters with the TMS32010/TMS32020 (Al Lovrich and Ray Simar, Jr.)
- 4. Implementation of Fast Fourier Transform Algorithms with the TMS32020 (Panos Papamichalis and John So)
- 5. Companding Routines for the TMS32010/TMS32020 (Lou Pagnucco and Cole Erskine)
- 6. Floating-Point Arithmetic with the TMS32010 (Ray Simar, Jr.)
- 7. Floating-Point Arithmetic with the TMS32020 (Charles Crowell)
- 8. Precision Digital Sine-Wave Generation with the TMS32010 (Domingo Garcia)
- Matrix Multiplication with the TMS32010 and TMS32020 (Charles Crowell)

### DSP INTERFACE TECHNIQUES

- 10. Interfacing to Asynchronous Inputs with the TMS32010 (Jon Bradley)
- 11. Interfacing External Memory to the TMS32010 (Jon Bradley)
- 12. Hardware Interfacing to the TMS32020 (Jack Borninski, Jon Bradley, Charles Crowell, and Domingo Garcia)
- 13. TMS32020 and MC68000 Interface (Charles Crowell)

Some common digital signal processing routines and interface circuits are frequently used in DSP applications. For example, the same structure of a digital filter used for audio signal processing may also be used for a modem in data communications. A Fast Fourier Transform (FFT) routine can be used for analyzing signals both in instrumentations and in speech coding. Another example is the interface of a digital signal processor to external memory devices in a standalone system or in a multiprocessing environment. A collection of application reports containing these routines and interfaces is included in Part II. Theory, block diagrams, algorithms, and TMS320 implementations are provided in these reports. The DSP Software Library includes code for the major DSP routines and applications.

Part II begins with a series of reports containing DSP routines. The first report discusses the implementation of Finite Impulse Response (FIR)/Infinite Impulse Response (IIR) filters using the TMS32010 and TMS32020. Filters designed with digital processors, such as the TMS320, are superior over their analog counterparts for better specifications, stability, performance, and reproducability. The report describes a variety of methods for implementing FIR/IIR filters using the TMS320. The TMS320 algorithm execution time and data memory requirements are considered. Tradeoffs between several different filter structures are also discussed. This application report complements the Digital Filter Design Package (DFDP) discussed in Section 2.

Fast Fourier Transforms (FFT), containing a class of computationally efficient algorithms implementing the Discrete Fourier Transforms (DFT), are widely used in DSP applications. In the report on FFT, the development of the FFT from the continuous Fourier Transform and DFT is first presented. Issues regarding the implementation of the FFT with the TMS32020 processor are then discussed, such as scaling, special FFT structures, and system memory and I/O considerations. The report also includes the TMS32020 code for 256-point and 1024-point FFT algorithms. The next report discusses companding routines. Companding is required for applications that use codec devices, such as in public and private telephone networks. With the speed and the versatility of the TMS320, companding can be performed in either software or hardware. The report describes both the A-law and  $\mu$ -law software companding methods. Programs are also provided to show how the software companding can be performed using the computational power of the TMS32010 and the TMS32020. An example of the hardware companding is presented in Section 14 of Part III.

Although The TMS32010 and TMS32020 are fixed-point 16/32-bit digital signal processors, they can also perform floating-point computations at a speed comparable to dedicated floating-point processors. The next two reports present algorithms and code implementing floating-point addition, subtraction, multiplication, and division with the TMS320. The support of floating-point operations by the TI processors has made possible some applications, such as the implementation of the CCITT Adaptive Differential Pulse Code Modulation (ADPCM) algorithm and image/graphics operations.

Sine-wave or waveform generations are used in instrumentations and communications. Both speed and accuracy are major concerns for these applications. The report in Section 8 presents two methods of sine-wave generation. The first method is a fast direct table lookup scheme suitable for applications where speed is critical. The second approach, an enhancement of the first, includes linear interpolation to provide higher accurate waveforms. The last report in the DSP routines portion of Part II is on matrix multiplication with the TMS32010 and TMS32020. Matrix multiplication is useful in applications, such as graphics, numerical analysis, or high-speed control. Because of the high speed of the multiply/accumulate operations and fast data I/O, both processors

can multiply in microseconds large matrices with their sizes only limited by the internal data memory. Programs are included in the report to illustrate matrix multiplication on both processors.

The second half of Part II encompasses various hardware interface techniques useful for integrating systems using the TMS320 digital signal processors. The first two reports describe interface circuits for the TMS32010 to asynchronous inputs and to external memory devices, such as external ROM or RAM. A description of a hardware peripheral interface device produced by Pacific Microcircuits is also included, which eases the TMS32010 interface to both external memory and codec devices. The report in Section 12 suggests hardware design techniques for interfacing memory devices and peripherals to the TMS32020. Examples of PROM, EPROM, static RAM, and dynamic RAM circuits built around the TMS32020 are demonstrated, with the timing requirements given for the processor and external devices. Interfaces to a combo-codec and a host computer through UART are also presented. The last report of Part II shows a scheme where the TMS32020 can be used as a numeric coprocessor to a host processor for numeric-intensive applications, such as image/graphics processing. The host processor selected for the example is the MC68000. The interface and communication techniques presented in the report are generic and directly applicable to other host processors.

# 3. Implementation of FIR/IIR Filters with the TMS32010/TMS32020

Al Lovrich and Ray Simar, Jr.

Digital Signal Processing - Semiconductor Group
Texas Instruments

#### INTRODUCTION

In many signal processing applications, it is advantageous to use digital filters in place of analog filters. Digital filters can meet tight specifications on magnitude and phase characteristics and eliminate voltage drift, temperature drift, and noise problems associated with analog filter components.

This application report describes a variety of methods for implementing Finite Impulse Response (FIR) and Infinite Impulse Response (IIR) digital filters with the TMS320 family of digital signal processors. Emphasis is on minimizing both the execution time and the number of data memory locations required. Tradeoffs between several different structures of the two classes of digital filters are also discussed.

In this report, TMS320 source code examples are included for the implementation of two FIR filters and three IIR filters based on the techniques presented. Plots of magnitude response, log-magnitude response, unit-sample response, and other pertinent data accompany each of the filter implementations. Important performance considerations in digital filter design are also included. The methods presented for implementing the different types of filters can be readily extended to any desired order of filters.

Readers are assumed to have some familiarity with the basic concepts of digital signal processing theory. The notation used in this report is consistent with that used in reference [1].

#### FILTERING WITH THE TMS320 FAMILY

Almost every field of science and engineering, such as acoustics, physics, telecommunications, data communications, control systems, and radar, deal with signals. In many applications, it is desirable that the frequency spectrum of a signal be modified, reshaped, or manipulated according to a desired specification. The process may include attenuating a range of frequency components and rejecting or isolating one specific frequency component.

Any system or network that exhibits such frequency-selective characteristics is called a filter. Several types of filters can be identified: lowpass filter (LPF) that passes only "low" frequencies, highpass filter (HPF) that passes "high" frequencies, bandpass filter (BPF) that passes a "band" of frequencies, and band-reject filter that rejects certain frequencies. Filters are used in a variety of applications, such as removing noise from a signal, removing signal distortion due to the transmission channel, separating two or more distinct signals that were mixed in order to maximize communication channel utilization, demodulating signals, and converting discrete-time signals into continuous-time signals.

#### Advantages of Digital Filtering

The term "digital filter" refers to the computational process or algorithm by which a digital signal or sequence of numbers (acting as input) is transformed into a second sequence of numbers termed the output digital signal. Digital filters involve signals in the digital domain (discrete-time signals), whereas analog filters relate signals in the analog domain (continuous-time signals). Digital filters are used extensively in applications, such as digital image processing, pattern recognition, and spectrum analysis. A band-limited continuous-time signal can be converted to a discrete-time signal by means of sampling. After processing, the discrete-time signal can be converted back to a continuous-time signal. Some of the advantages of using digital filters over their analog counterparts are:

- 1. High reliability
- 2. High accuracy
- 3. No effect of component drift on system performance
- 4. Component tolerances not critical.

Another important advantage of digital filters when implemented with a programmable processor such as the TMS320 is the ease of changing filter parameters to modify the filter characteristics. This feature allows the design engineer to effectively and easily upgrade or update the characteristics of the designed filter due to changes in the application environment.

#### **Design of Digital Filters**

The design of digital filters involves execution of the following steps:

- 1. Approximation
- 2. Realization
- 3. Study of arithmetic errors
- 4. Implementation.

Approximation is the process of generating a transfer function that satisfies a set of desired specifications, which may involve the time-domain response, frequency-domain response, or some combination of both responses of the filter.

Realization consists of the conversion of the desired transfer function into filter networks. Realization can be accomplished by using several network structures, 2,3 as listed below. Some of these structures are covered in detail in this report.

- 1. Direct
- 2. Direct canonic (direct-form II)
- 3. Cascade
- 4. Parallel
- 5. Wave4
- 6. Ladder.

Approximation and realization assume an infiniteprecision device for implementation. However, implementation is concerned with the actual hardware circuit or software coding of the filter using a programmable processor. Since practical devices are of finite precision, it is necessary to study the effects of arithmetic errors on the filter response.

### **TMS320 Digital Signal Processors**

Digital Signal Processing (DSP) is concerned with the representation of signals (and the information they contain) by sequences of numbers and with the transformation or processing of such signal representations by numeric-computational procedures. In the past, digital filters were implemented in software using mini- or main-frame computers for non-realtime operation or on specialized dedicated digital hardware for realtime processing of signals.

The recent advances in VLSI technology have resulted in the integration of these digital signal processing systems into small integrated circuits (ICs), such as the TMS320 family of digital signal processors from Texas Instruments. The TMS320 implementation of digital filters allows the filter to operate on realtime signals. This method combines the ease and flexibility of the software implemention of filters with reliable digital hardware. To further ease the design task, it is now possible for engineers to design and test filters using any one of the commercially available filter design packages, some of which create TMS320 code and decrease the design time.

The Texas Instruments TMS320 digital signal processing family contains two generations of digital signal processors. The TMS32010, the first-generation digital signal processor, 5 implements in hardware many functions that other processors typically perform in software. Some of the key features of the TMS32010 are:

- 200-ns instruction cycle
- 1.5K words (3K bytes) program ROM
- 144 words (288 bytes) data RAM
- External memory expansion to 4K words (8K bytes) at full speed
- 16 x 16-bit parallel multiplier
- Interrupt with context save
- · Two parallel shifters
- On-chip clock
- Single 5-volt supply, NMOS technology, 40-pin DIP.

The TMS32020 is the second-generation processor<sup>6</sup> in the TMS320 DSP family. To maintain device compatibility, the TMS32020 architecture is based upon that of the TMS32010, the first member of the family, with emphasis on overall speed, communication, and flexibility in processor configuration. Some of the key features of the TMS32020 are:

- 544 words of on-chip data RAM, 256 words of which may be programmed as either data or program memory
- 128K words of data/program space
- Single-cycle multiply/accumulate instructions

- TMS32010 software upward compatibility
- 200-ns instruction cycle
- · Sixteen input and sixteen output channels
- 16-bit parallel interface
- Directly accessible external data memory space
- Global data memory interface for multiprocessing
- Instruction set support for floating-point operations
- Block moves for data/program memory
- Serial port for multiprocessing or codec interface
- On-chip clock
- Single 5-volt supply, NMOS technology, 68-pin grid array package.

Because of their computational power, high I/O throughput, and realtime programming, the TMS320 processors have been widely adapted in telecommunication, data communication, and computer applications. In addition to the above features, the TMS320 has efficient DSP-oriented instructions and complete hardware/software development tools, thus making the TMS320 highly suitable for DSP applications.

## DIGITAL FILTER IMPLEMENTATION ON THE TMS320

For a large variety of applications, digital filters are usually based on the following relationship between the filter input sequence x(n) and the filter output sequence y(n):

$$y(n) = \sum_{k=0}^{N} a_k y(n-k) + \sum_{k=0}^{M} b_k x(n-k)$$
 (1)

Equation (1) is referred to as a linear constant-coefficient difference equation. Two classes of filters can be represented by linear constant-coefficient difference equations:

- 1. Finite Impulse Response (FIR) filters, and
- 2. Infinite Impulse Response (IIR) filters.

The following sections describe the implementation of these classes of filters on the TMS32010 and TMS32020.

#### FIR Filters

For FIR filters, all of the  $a_k$  in (1) are zero. Therefore, (1) reduces to

$$y(n) = \sum_{k=0}^{M} b_k x(n-k)$$
 (2)

where (M + 1) is the length of the filter.

As a result, the output of the FIR filter is simply a finitelength weighted sum of the present and previous inputs to the filter. If the unit-sample response of the filter is denoted as h(n), then from (2), it is seen that h(n) = b(n). Therefore, (2) is sometimes written as

$$y(n) = \sum_{k=0}^{M} h(k)x(n-k)$$
(3)

From (3), it can be seen that an FIR filter has, as the name implies, a finite-length response to a unit sample. Denoting the z transforms of x(n), y(n), and h(n) as X(z), Y(z), and H(z), respectively, then

$$H(z) \ = \ \frac{Y(z)}{X(z)} \ = \ \sum_{k=0}^{M} \ b_k z^{-1} \ = \ \sum_{k=0}^{M} \ h(k) z^{-k} \eqno(4)$$

Equations (3) and (4) may also be represented by the network structure shown in Figure 1. This structure is referred to as a direct-form realization of an FIR filter, because the filter coefficients can be identified directly from the difference equation (3). The branches labeled with  $z^{-1}$  in Figure 1 correspond to the delays in (3) and the multiplications by  $z^{-1}$  in (4). Equation (3) may be implemented in a straightforward and efficient manner on a TMS320 processor.

### TMS32010 Implementation of FIR Filters

Figure 2 gives an example of a length-5 direct-form FIR filter, and Figure 3 shows a portion of the TMS32010 code for implementing this filter.

The notation developed in this section will be used throughout this application report. XN corresponds to x(n), XNM1 corresponds to x(n-1), etc.

In the above implementation, the following three basic and important concepts for the implementation of FIR filters on the TMS320 should be understood:

- The relationship between the unit-sample response of an FIR filter and the filter structure.
- The power of the LTD and MPY instruction pair for this implementation, and
- The ordering of the input samples in the data memory of the TMS320, which is critical for realtime signal processing.

The input sequence x(n) is stored as shown in Figure 4. In general, each of the multiplies and shifts of x(n) in (3) is implemented with an instruction pair of the form

The instruction LTD XNM1 loads the T register with the contents of address XNM1, adds the result of the previous multiply to the accumulator, and shifts the data at address XNM1 to the next higher address in data memory. Using the storage scheme in Figure 4, this corresponds to shifting the data at address XNM1 to address XNM2. The instruction MPY H1 multiplies the contents of the T register with the contents of address H1. The shifting is the reason for the storage scheme used in Figure 4. This scheme, critical for realtime digital signal processing, makes certain that the input sequence x(n) is in the correct location for the next pass through the filter.

By comparing (3) with the code in Figure 3, the reason for the ordering of the data and the importance of the shift implemented by the LTD instruction can be seen. To better




Figure 1. Direct-Form FIR Filter




Figure 2. Length-5 Direct-Form FIR Filter

```
* THIS SECTION OF CODE IMPLEMENTS THE FOLLOWING EQUATION:
  x(n-4)h(4) + x(n-3)h(3) + x(n-2)h(2) + x(n-1)h(1) + x(n)h(0) = y(n) *
                        * GET THE NEW INPUT VALUE XN FROM PORT PAO *
NXTPT
        IN XN, PA2
        ZAC
                         * ZERO THE ACCUMULATOR *
        LT XNM4
                         * x(n-4)h(4) *
        MPY H4
        LTD XNM3
                        * x(n-4)h(4) + x(n-3)h(3) *
        MPY H3
                        * SIMILAR TO THE PREVIOUS STEPS *
        LTD XNM2
        MPY H2
        LTD XNM1
        MPY H1
        LTD XN
        MPY HO
                        * ADD THE RESULT OF THE LAST MULTIPLY TO *
        APAC
                          THE ACCUMULATOR
                        * STORE THE RESULT IN YN *
        SACH YN,1
                        * OUTPUT THE RESPONSE TO PORT PAL *
        OUT YN, PA2
        B NXTPT
                        * GO GET THE NEXT POINT *
```

Figure 3. TMS32010 Code for Implementing a Length-5 FIR Filter




Figure 4. TMS32010 Input Sample Storage for a Length-N FIR Filter

understand the algorithm, the relationship between the input and output of the filter must be considered. Evaluating (3) for a particular value of n, for example, n<sub>0</sub>, yields

$$y(n_0) = \sum_{k=0}^{N-1} h(k) x(n_0 - k)$$
 (5)

If the next sample of the filter response  $y(n_0 + 1)$  is needed, it is seen from (3) that

$$y(n_0 + 1) = \sum_{k=0}^{N-1} h(k) x(n_0 + 1 - k)$$
 (6)

Equations (5) and (6) show that the samples of x(n) associated with particular values of h(k) in (5) have been shifted to the left (i.e., to a higher data address) by one in (6). This shifting of the input data, illustrated in Figure 5, corresponds to the shifting of the flipped input sequence in relation to the unit-sample response.

Depending on the system constraints, the designer may choose to reduce program memory size by taking advantage of indirect addressing capability provided by the TMS32010. Using either of the auxiliary registers along with the autoincrement or autodecrement feature, the FIR filter program can be rewritten in looped form as shown in Figure 6.

The input sequence x(n) is stored as shown in Figure 4, and the impulse response h(n) is stored as shown in Figure 7. In the looped version, the indirect addressing mode is used with the autodecrement feature and BANZ instruction to control the looping and address generation for data access. While the looped code requires less program memory than the straightline version, the straightline version runs more quickly than the looped code because of the overhead associated with loop control. This design tradeoff should be carefully considered by the design engineer.

It is also possible to use the LTD/MPYK instruction pair to implement each filter tap in straightline code. The MPYK instruction is used to multiply the contents of the T register by a signed 13-bit constant stored in the MPYK instruction word. For many applications, a 13-bit coefficient can adequately implement the filter without significant changes to the filter response. An advantage of using this approach is that the coefficients are stored in program memory and there is no need to transfer them to data memory. This reduces the amount of data memory locations required per filter tap from two to one.

The length-80 FIR filter program in Appendix A implements a linear-phase FIR filter in straightline code. The unit-sample response of the filter is symmetric in order to achieve linear phase. Because of the symmetry, it is necessary to store only 40 (rather than 80) of the samples of the impulse response. This symmetry can often be used to a designer's advantage since it significantly reduces the amount of storage space required to implement the filter.

In summary, by taking advantage of the TMS32010 features, a designer can implement a direct-form FIR filter, optimized for execution time, data memory, or program memory.




Figure 5. Relationship Between the Contents of Data Registers

```
THIS SECTION OF CODE IMPLEMENTS THE EQUTION:
 x(n-(N-1))h(N-1) + x(n-(N-2))h(N-2) + ... + x(n)h(0) = y(n) *
        LARP ARO
                         * AUXILIARY REGISTER POINTER SET TO ARO *
                         * PULL IN NEW INPUT FROM PORT PAO *
NXTPT
        IN XN, PA2
        LARK ARO, XNMNM1 * ARO POINTS TO X(n-(N-1)) *
                         * AR1 POINTS TO H(N-1) *
        LARK AR1, HNM1
                         * ZERO THE ACCUMULATOR *
        ZAC
        LT *-,AR1
                         * x(n-(N-1))h(N-1) *
        MPY *-, ARO
LOOP
        LTD *,AR1
                         * x(n-(N-1))h(N-1)+x(n-(N-2))h(N-2)+...+x(n)h(0)=y(n)*
        MPY *-,ARO
                         * IF ARO DOES NOT EQUAL ZERO,
        BANZ LOOP
                           THEN DECREMENT ARO AND BRANCH TO LOOP
                         * ADD THE P REGISTER TO THE ACCUMULATOR *
        APAC
        SACH YN,1
                         * STORE THE RESULT IN YN *
                         * OUTPUT THE RESPONSE TO PORT PA1 *
        OUT YN, PA2
        B NXTPT
                         * GO GET THE NEXT INPUT POINT *
```

Figure 6. TMS32010 Code for Implementing a Looped FIR Filter





Figure 7. TMS32010 Unit-Sample Response Storage for a Looped FIR Filter

#### TMS32020 Implementation of FIR Filters


In many DSP applications, realtime processing of signals is very critical. Important choices must be made in selecting a DSP device capable of realtime filtering, For example, in a speech application, a sampling rate of 8 kHz is common, which corresponds to an interval of 125  $\mu$ s between consecutive samples. This interval is the maximum

allowable time for realtime operation, corresponding to 625 cycles on the TMS32010. In order to perform the required signal processing tasks in that interval, it is essential to reduce filter execution time. This can be accomplished by a single-cycle multiply/accumulate instruction. The TMS32020, the second-generation DSP device, is a processor with such a capability. A single-cycle multiply/accumulate with data-move instruction and larger on-chip RAM make it possible to implement each filter tap in approximately 200 ns.

The TMS32020 provides a total of 544 16-bit words of on-chip RAM, divided into three separate blocks of B0, B1, and B2. Of the 544 words, 288 words (blocks B1 and B2) are always data memory, and 256 words (block B0) are programmable as either data or program memory. The CNFD (configure block B0 as data memory) and CNFP (configure block B0 as program memory) instructions allow dynamic configuration of the memory maps through software, as illustrated in Figure 8. After execution of the CNFP instruction, block B0 is mapped into program memory, beginning with address 65280. To take advantage of the MACD (multiply and accumulate with data move) instruction, block B0 must be configured as program memory using the CNFP instruction. MACD only works with on-chip RAM. The use of the MACD instruction helps to speed



(a) ADDRESS MAPS AFTER A CNFD INSTRUCTION



(b) ADDRESS MAPS AFTER A CNFP INSTRUCTION

Figure 8. TMS32020 Memory Maps

the filter execution and allows the size of the FIR filter to expand to 256 taps.<sup>6</sup>

The TMS32020 implementation of (3) is made even more efficient with a repeat instruction, RPTK. It forms a useful instruction pair with MACD, such as

RPTK NM1 MACD (PMA),(DMA) The RPTK NM1 instruction loads an immediate 8-bit value N-1 into the repeat counter. This causes the next instruction to be executed N times (N = the length of the filter). The instruction MACD (PMA),(DMA) performs the following functions:

- 1. Loads the program counter with PMA,
- 2. Multiplies the value in data memory location DMA (on-chip, block B1) by the

- value in program memory location PMA (on-chip, block B0),
- 3. Adds the previous product to the accumulator,
- 4. Copies the data memory value (block B0) to the next higher on-chip RAM location. The data move is the mechanism by which the z<sup>-1</sup> delay can be implemented, and
- Increments the program counter with each multiply/accumulate to point to the next sample of the unit-sample response.

In other words, the MACD instruction combines the LTD/MPY instruction pair into one. With the proper storage of the input samples and the filter unit-sample response, one can take advantage of the power of the MACD instruction. Figure 9 is a data storage scheme that provides the correct sequence of inputs for the next pass through the filter.

In the TMS32020 code example of Figure 10, data memory values are accessed indirectly through auxiliary register 1 (AR1) when the MACD instruction is implemented. For low-order filters (second-order), using the MACD instruction in conjunction with the RPTK instruction is less effective due to the overhead associated with the MACD instruction in setting up the repeat construct. To take advantage of the MACD instruction, the filter order must be greater than three. For lower-order filters, it is recommended to use the LTD/MPY instruction pair in place of RPT/MACD.

Writing looped code for the TMS32020 implementation of an FIR filter gives no further advantage. Since the MACD instruction already uses less program memory, looped code in this case does not reduce program memory size. Implementing FIR filters of length-3 or higher requires the same amount of program memory (excluding coefficient

storage). For example, an FIR filter of length-256 takes the same amount of program memory space as a FIR filter of length-4.

Since the TMS32020 instruction set is upward-compatible with the TMS32010 instruction set, it is possible to use the LTD/MPYK instruction pair to implement the filter. With the TMS32020, the designer can use either RPTK/MACD or LTD/MPY(K) where appropriate. Depending on the application and the data memory constraints, the use of the LTD/MPYK instruction pair results in less data memory usage at the cost of increasing the program memory storage.

The FIR filter program of Appendix A is an implementation of the same length-80 FIR filter used in the TMS32010 example. In this implementation, it can be seen that the TMS32020 uses less program memory than the TMS32010 with the tradeoff of using more data memory words. The increase in data memory size is indirectly related to the MACD instruction; i.e., in order to take full advantage of the instruction, it is necessary to keep the multiplier pipeline as busy as possible. Therefore, the filter will execute faster when all 80 coefficients are provided in block B0.

The TMS32020 provides a solution for the faster execution of FIR filters. The combination of the RPTK/MACD instructions provides for a minimum program memory and high-speed execution of an FIR filter. If data memory is a concern, the designer can use the LTD/MPYK instruction pair at the cost of increasing program memory and using 13-bit filter coefficients.

#### **IIR Filters**

The concepts introduced for the implementation of FIR filters can be extended to the implementation of IIR filters. However, for an IIR filter, at least one of the  $a_k$  in (1) is




Figure 9. TMS32020 Memory Storage Scheme

```
THIS SECTION OF CODE IMPLEMENTS THE EQUATION:
  x(n-(N-1))h(N-1) + x(n-(N-2))h(N-2) + ... + x(n)h(0) = y(n)
                              * USE BLOCK BO AS PROGRAM AREA
        CNFP
                XN,PAO
                              * BRING IN THE NEW SAMPLE XN
NXTPT
        IN
                              * POINT TO THE BOTTOM OF BLOCK B1
        LRLK
                AR1,>3FF
                AR1
        LARP
        MPYK
                              * SET P REGISTER TO ZERO
        ZAC
                              * CLEAR THE ACCUMULATOR
        RPTK
                NM1
                              * REPEAT N-1 TIMES
                >FF00,*-
                              * MULTIPLY/ACCUMULATE
        MACD
        APAC
        SACH
                YN,1
        OUT
                YN.PAl
                              * OUTPUT THE FILTER RESPONSE v(n)
                NXTPNT
                              * GET THE NEXT POINT
```

Figure 10. TMS32020 Code for Implementing a Length-5 FIR Filter

nonzero. It has been shown that the z transform of the unit-sample response of an IIR filter corresponding to (1) is

$$H(z) = \frac{Y(z)}{X(z)} = \frac{\sum_{k=0}^{M} b_k z^{-k}}{\sum_{l=1}^{N} a_k z^{-k}}$$

$$1 - \sum_{k=1}^{N} a_k z^{-k}$$
(7)

where H(z), Y(z), and X(z) are the z transforms of h(n), y(n), and x(n), respectively. Three different network structures often used to implement (7) are the direct form, the cascade form, and the parallel form. Implementation of these structures is discussed in the following sections.

#### Direct-Form IIR Filter

Equations (1) and (7) may also be represented by the network structure shown in Figure 11. For convenience, it is assumed that M=N. This network structure is referred to as the direct-form I realization of an Nth-order difference equation. As was the case for the direct-form FIR filter, the structure in Figure 11 is called direct-form since the coefficients of the network can be obtained directly from the difference equation describing the network. Again, the branches associated with the  $z^{-1}$  correspond to the delays in (1) and the multiplications in (7).

The following difference equation:

$$y(n) = \sum_{k=1}^{N} a_k y(n-k) + \sum_{k=0}^{M} b_k x(n-k)$$
 (8)

shows that the output of the filter is a weighted sum of past values of the input to the filter and of the output of the filter. Using techniques similar to those for an FIR filter, this realization can be implemented in a straightforward and efficient way on the TMS32010 and TMS32020.

A network flowgraph equivalent to that in Figure 11 is shown in Figure 12. This system is referred to as the direct-form II structure. Since the direct-form II has the minimum number of delays (branches labeled  $z^{-1}$ ), it requires the minimum number of storage registers for computation. This structure is advantageous for minimizing the amount of data memory used in the implementation of IIR filters.

In Figures 13 through 17, a second-order direct-form II IIR filter is used as an example for the TMS320 implementation of the IIR filter. The network structure is shown in Figure 13.

The difference equation for this network is

$$d(n) = x(n) + a_1 d(n-1) + a_2 d(n-2)$$

$$y(n) = b_0 d(n) + b_1 d(n-1) + b_2 d(n-2)$$
(9)

In this case, d(n), shown in (9) and Figure 13, corresponds to the network value at the different delay nodes. The zero-delay register corresponds to d(n); d(n-1) is the register for the delay of one; and d(n-2) is the register for the delay of two. A portion of the TMS32010 code necessary to implement (9) is shown in Figure 14. Initially all d(n-i) for i=0,1,2 are set to zero.

The delay-node values of the filter are stored in data memory as shown in Figure 15. At each major step of the algorithm, a multiply is done, and the result from the previous multiply is added to the accumulator. Also, the past delay-node values are shifted to the next higher location in




Figure 11. Direct-Form I IIR Filter




Figure 12. Direct-Form II IIR Filter




Figure 13. Second-Order Direct-Form II IIR Filter

data memory, thus placing them in the correct position for the next pass through the filter. All of these operations are carried out with instruction pairs, such as

where DNM1 corresponds to d(n-1) and B1 corresponds to  $b_1$  as in (9).

When the last multiplication is performed and the result is added to the accumulator, the accumulator contains the result of (9), which is y(n). From (9) and Figure 13, it is evident that the delay-node value d(n) depends on several of the previous delay-node values. This feedback is illustrated by the instruction

and the use of the statements

The ordering of the delay-node values, shown in Figure 15, allows for a simple program structure with minimal computations and minimal data locations. It also accommodates the shifting of the delay-node values in a straightforward way. The feedback of DN makes apparent the underlying structure of the direct-form II filter and (10). This form of the algorithm is flexible and can be extended to higher-order direct-form filters in a straightforward way.

```
THIS SECTION OF CODE IMPLEMENTS THE EQUATIONS:
THIS SECTION OF CODE 1...
d(n) = x(n) + d(n-1)a + d(n-2)a
1 2
               + d(n-1)b + d(n-2)b
      IN XN, PAO
                        * NEW INPUT VALUE XN *
      LAC XN,15
                        * LOAD ACCUMULATOR WITH XN *
      LT DNM1
      MPY Al
      LTA DNM2
      MPY A2
      APAC
                        * d(n) = x(n) + d(n-1)a + d(n-2)a *
      SACH DN,1
      ZAC
      MPY B2
      LTD DNM1
      MPY B1
      LTD DN
      MPY BO
      APAC
      SACH YN.1
                          y(n) = d(n)b + d(n-1)b + d(n-2)b
                        * YN IS THE OUTPUT OF THE FILTER *
      OUT YN, PA1
```

Figure 14. TMS32010 Code for Implementing a Second-Order Direct-Form II IIR Filter




Figure 15. Delay-Node Value Storage for a Second-Order Direct-Form IIR Filter

Figure 16 shows the necessary ordering of the delay-node values for a general direct-form II structure for the case M≥ N. Filter order is determined by M or N, whichever is greater.

Figure 16. Delay-Node Value Storage for a **Direct-Form II IIR Filter** 

Figure 17 shows a portion of the TMS32020 code for implementing the same second-order direct-form II IIR filter using the MACD instruction. As discussed in the section on FIR filters, using the RPTK/MACD instruction pair is most effective when the filter order is three or higher. The use of the MACD instruction allows the designer to save one word of program memory over the LTD/MPY implementation. The TMS32020 code in Figure 17 is provided only as an example. For a biquad implementation (second-order direct-form II IIR filter), the TMS32010 code and TMS32020 code for the filter implementation are identical. Note that due to larger on-chip RAM of the TMS32020, higher-order IIR filters or sections of IIR filters can be implemented. For the rest of the IIR filter structures, the same discussion applies to both processors.

An example of a TMS32010/TMS32020 program implementing a fourth-order direct-form II structure can be found in Appendix C.

#### Cascade-Form IIR Filter

In this section, the realization and implementation of cascade-form IIR filters are discussed. The implementation of a cascade-form IIR filter is an extension of the results of the implementation of the direct-form IIR filter.

The z transform of the unit-sample response of an IIR filter

$$H(z) = \frac{\sum_{k=0}^{M} b_k z^{-k}}{1 - \sum_{k=1}^{N} a_k z^{-k}}$$
(10)

```
THIS SECTION OF CODE IMPLEMENTS A SECOND-ORDER DIRECT-FORM II IIR FILTER
  d(n) = x(n) + d(n-1)a + d(n-2)a
 y(n) = d(n)b + d(n-1)b + d(n-2)b
              XN,PA2
                              * NEW INPUT VALUE XN
NEXT
        LAC
              XN
        MPYK
                              * CLEAR P REGISTER
        LARP
              AR1
        LRLK
              AR1,>03FF
                              * USE BLOCK BO AS PROGRAM AREA
        CNFP
   d(n) = x(n) + d(n-1)a + d(n-2)a
                              * REPEAT 2 TIMES
        MACD
              >FF00,*+
        APAC
        SACH
              DN.1
                              * d(n)
   y(n) = d(n)b + d(n-1)b + d(n-10)b
        ZAC
        MPYK
              0
                              * CLEAR P REGISTER
        MPY
              >FF02
        RPTK
              >FF03,*-
        MACD
        APAC
                              * SAVE FILTERED OUTPUT
        SACH
              YN,1
                              * YN IS THE OUTPUT OF THE FILTER
        OUT
              YN, PA2
        R
              NEXT
```

Figure 17. TMS32020 Code for Implementing a Second-Order Direct-Form IIR Filter with MACD

may also be written in the equivalent form

$$H(z) = \prod_{k=1}^{N/2} \frac{\beta_{0k} + \beta_{1k}z^{-1} + \beta_{2k}z^{-2}}{1 - \alpha_{1k}z^{-1} - \alpha_{2k}z^{-2}}$$
(11)

where the filter is realized as a series of biquads. Therefore, this realization is referred to as the cascade form. Figure 18 shows a fourth-order IIR filter implemented in cascade structure, where the subsections are implemented as direct-form II sections. Each subsection corresponds to one of the terms in the product in (11). Note that any single cascade section is identical to the second-order direct-form II IIR filter described previously.

The difference equation for cascade section i can be written as

$$\begin{aligned} d_i(n) &= y_{i-1}(n) + \alpha_{1i} d_i(n-1) + \alpha_{2i} d_i(n-2) \quad (12) \\ y_i(n) &= \beta_{0i} d_i(n) + \beta_{1i} d_i(n-1) + \beta_{2i} d_i(n-2) \end{aligned}$$

where

$$i = 1,2,...,N/2.$$

$$y_{i-1}(n)$$
 = input to section i.

$$y_i(n)$$
 = output of section i.

$$y_0(n) = x(n)$$
 = sample input to the filter.

$$y_{N/2} = y(n)$$
 = output of the filter.

For the IIR filter consisting of the two cascaded sections shown in Figure 18, there are two sets of equations describing the relationship between the input and output of the filter. The delay-node values for each section are stored as shown in Figure 19. The same indexing scheme used previously




Figure 19. Delay-Node Storage for Cascaded IIR Filter Subsections

is used here (i.e., from the higher address in data memory to the lower address in data memory). In this case, the algorithm can be structured so that the 32-bit accumulator of the TMS320 acts as a storage register and carries the output of one of the second-order subsections to the input of the next second-order subsection. This avoids unnecessary truncation of the intermediate filter values into 16-bit words, and therefore provides better accuracy in the final output.

The implementation of the cascaded fourth-order IIR filter can be summarized as follows:

- 1. Load the new input value x(n).
- 2. Operate on the first section as outlined in Figure 12.
- Leave the output of the first section in the accumulator (i.e., the SACH YN can be omitted for the first-section implementation since the accumulator links the output of one section to the input of the following section).
- Operate on the second section in the same way as the first section, remembering that




Figure 18. Fourth-Order Cascaded IIR Filter

the accumulator already contains the output of the previous section.

5. The output of the second section is the filter output y(n).

The above procedures can be applied to the IIR filter implementation of higher orders. It can be shown<sup>3</sup> that with proper ordering of the second-order cascades, the resulting filter has better immunity to quantization noise than the direct-form implementation, as will be discussed later.

An example of a TMS32010/TMS32020 program that implements a fourth-order IIR cascaded structure is contained in Appendix C.

#### Parallel-Form IIR Filter

The third form of an IIR filter is referred to as the parallel form. In this case, H(z) is written as

$$H(z) = \sum_{k=0}^{M-N} C_k z^{-k} + \sum_{k=1}^{N/2} \frac{\gamma_{0k} + \gamma_{lk} z^{-1}}{1 - \alpha_{lk} z^{-1} - \alpha_{2k} z^{-2}}$$

If M < N, then the term  $(C_k z^{-k}) = 0$ . The network form is shown in Figure 20, where it is assumed that M = N = 4. The multiplication of the input by C (a constant) is trivial. However, for one of the parallel branches of this structure, the difference equation is

$$d_i(n) = x(n) + \alpha_{1i} d_i(n-1) + \alpha_{2i} d_i(n-2)$$
 (14)

$$p_i(n) = \gamma_{0i} d_i(n) + \gamma_{1i} d_i(n-1)$$

where i=1,2,...,N/2, and  $p_i(n)=$  the present output of a parallel branch.

The similarity to the second-order direct-form II network and the single parallel section is apparent. However, in this case, the outputs of all sections are summed to give the output y(n), i.e.,

$$y(n) = Cx(n) + \sum_{i=1}^{N/2} p_i(n)$$
 (15)

if M=N. For the parallel implementation, the delay-node values are also structured in data memory, as shown in Figure 21, thus allowing for an implementation similar to that used previously. After the output of each section stored in the 32-bit accumulator is determined, these outputs are summed to yield the filter output y(n). An example of a TMS32010/TMS32020 program to implement a parallel structure can be found in Appendix C.

### PERFORMANCE CONSIDERATIONS IN DIGITAL FILTER DESIGN

In the previous sections, different realizations of the FIR and IIR digital filters were discussed. This section is mainly concerned with the effects of finite wordlength on filter performance.

Some features of FIR and IIR filters, which distinguish them from each other and need special considerations when they are implemented, include phase characteristics, stability, and coefficient quantization effects.




Figure 20. Parallel-Form IIR Filter




Figure 21. Delay-Node Value Storage for a Parallel IIR Filter

Given a set of frequency-response characteristics, typically a higher-order FIR filter is required to match these characteristics to a corresponding IIR filter. However, this does not imply that IIR filters should be used in all cases. In some applications, it is important that the filter have linear phase, and only FIR filters can be designed to have linear phase.

Another important consideration is the stability of the filter. Since the unit-sample response of an FIR filter is of finite length, FIR filters are inherently stable (i.e., a bounded input always produces a bounded output). This can be seen from (5) where the output of an FIR filter is a weighted finite sum of previous inputs. On the other hand, IIR filters may or may not be stable, depending on the locations of the poles of the filter.

Digital filters are designed with the assumption that the filter will be implemented on an infinite precision device. However, since all processors are of finite precision, it is necessary to approximate the "ideal" filter coefficients. This approximation introduces coefficient quantization error. The net result due to imprecise coefficient representations is a deviation of the resultant filter frequency response from the ideal one. For narrowband IIR filters with poles close to the unit circle, longer wordlengths may be required. The worst effect of coefficient quantization is instability resulting from poles being moved outside the unit circle.

The effect of coefficient quantization is highly dependent on the structure of the filter and the wordlength of the implementation hardware. Since the poles and zeroes for a filter implemented with finite wordlength arithmetic are not necessarily the same as the poles and zeroes of a filter implemented on an infinite precision device, the difference may affect the performance of the filter.

In the IIR filter, the cascade and parallel forms implement each pair of complex-conjugate poles separately. As a result, the coefficient quantization effect for each pair of complex-conjugate poles is independent of the other pairs

of complex-conjugate poles. This is generally not true for direct-form filters. Therefore, the cascade and parallel forms of IIR filters are more commonly used than the direct form.

Another problem in implementing a digital filter is the quantization error due to the finite wordlength effect in the hardware. Sources of error arising from the use of finite wordlength include the following:

- 1. I/O signal quantization
- 2. Filter coefficient quantization
- 3. Uncorrelated roundoff (or truncation) noise
- 4. Correlated roundoff (or truncation) noise

Dynamic range constraints.

These problems are addressed in the following paragraphs in more detail.

Representing instantaneous values of a continuous-time signal in digital form introduces errors that are associated with I/O quantization. Input signals are subjected to A/D quantization noise while output signals are subjected to D/A quantization noise. Although output D/A noise is less detrimental, input A/D quantization noise is the more dominant factor in most systems. This is due to the fact that input noise "circulates" within IIR filters and can be "regenerative" while output noise normally just "propagates" off-stage.

The filter coefficients in all of the routines described in this report are initially stored in program memory, and then moved to data memory. These coefficients are represented in Q15 format; i.e., the binary point (represented in two's-complement form) is assumed to follow the mostsignificant bit. This gives a coefficient range of 0.999969 to -1.0 with increments of 0.000031. The input is also in Q15 format so that when two Q15 numbers are multiplied, the result is a number in O30 format. When the O30 number resides in the 32-bit accumulator of the TMS320, the binary point follows the second most-significant bit. Since the output of the filter is assumed to be in Q15 format, the Q30 number must be adjusted by left-shifting by one while maintaining the most-significant 16 bits of the result. This is accomplished with the step SACH YN,1, which shifts the O30 number to the left by one and stores the upper sixteen bits of the accumulator following the shift. The result YN is in Q15 format. Note that it is important to keep intermediate values in the accumulator as long as possible to maintain the 32-bit accuracy.

Uncorrelated roundoff (or truncation) noise may occur in multiplications. Even though the input to the digital filter is represented with finite wordlength, the result of processing leads to values requiring additional bits for their representation. For example, a b-bit data sample, multiplied by a b-bit coefficient, results in a product that is 2b bits long. In a recursive filter realization, 2b bits are required after the first iteration, 3b bits after the second iteration, and so on. The fact that multiplication results have to be truncated means that every "multiplier" in a digital structure can be regarded as a noise source. The combined effects of various noise sources degrade system performance.

Truncation or rounding off the products formed within the digital filter is referred to as correlated roundoff noise. The result of correlated roundoff (or truncation) noise, including overflow oscillations, is that filters suffer from "limit-cycle effect" (small-amplitude oscillations). For systems with adequate coefficient wordlength and dynamic range, this problem is usually negligible. Overflows are generated by additions resulting in undesirable largeamplitude oscillations. Both limit cycles and overflow oscillations force the digital filter into nonlinear operations. Although limit cycles are difficult to eliminate, saturation arithmetic can be used to reduce overflow oscillations. The overflow mode of operation on the TMS320 family is accomplished with the SOVM (set overflow mode) instruction, which sets the accumulator to the largest representable 32-bit positive (>7FFFFFF hex) or negative (>80000000 hex) number according to the direction of overflow.

Dynamic range constraints, such as scaling of parameters, can be used to prevent overflows and underflows of the finite wordlength registers. The dynamic range is the ratio between the largest and smallest signals that can be represented in a filter. For an FIR filter, an overflow of the output results in an error in the output sample. If the input sample has a maximum magnitude of unity, then the worstcase output is

$$y(n) = \sum_{n=0}^{N-1} h(n) = s$$
 (16)

To guarantee y(n) to be a fraction, either the filter gain or the input x(n) has to be scaled down by a factor "s". Reducing the filter gain implies scaling down the filter coefficients so that the 16-bit coefficient is no longer used effectively. An implication of this scaling is a degradation of the filter frequency response due to higher quantization errors. As an alternative, the input signal may be scaled, resulting in a reduction in signal-to-noise ratio (SNR). In practice, the second approach is preferred since the scaling factor is normally less than two and does not change the SNR drastically. The required scaling on a TMS32020 is achieved by using the SPM (set P register output shift mode) instruction to invoke a right-shift by six bits to implement up to 128 multiply/accumulates without overflow occurring.

For an IIR filter, an overflow can cause an oscillation with full-scale amplitude, thus rendering the filter useless. In general, if the input signal x(n) is sinusoidal, the reciprocal of the gain "s" of the IIR filter is used to prevent output overflows.

For the TMS320 implementation with its doubleprecision accumulator and P register, scaling down the input sequence by the scaling factor "s" while maintaining a 16-bit accuracy for the coefficients can accomplish the task. For this reason, use of the MPYK instruction for IIR filter implementation is not recommended. Scaling the input signal by a factor "s" results in a degradation in the overall system SNR. Therefore, for IIR filters, it is important to keep the coefficient quantization errors as small as possible since less accurate coefficients may cause an unstable filter if the poles are moved outside the unit circle. The LAC (load accumulator with shift) instruction on the TMS320 processors easily accomplishes input signal scaling.

In the previous paragraphs, finite wordlength problems associated with digital filter implementation on programmable devices were discussed. The 16-bit coefficients and the 32-bit accumulator of the TMS320 processor help minimize the quantization effects. Special instructions also help overcome problems in the accumulator. These features, in addition to a powerful instruction set, make the TMS32010 and TMS32020 ideal programmable processors for filtering applications.

#### **SOURCE CODE USING THE TMS320**

Examples of TMS320 source code for the implementation of two FIR filters and three IIR filters, based on the techniques described in this application report, are contained in the appendixes. Plots of the magnitude response, log-magnitude response, unit-sample response, and other pertinent data precede the filter programs.

Five filter types are presented in the three appendixes as follows:

Appendix A Length-80 bandpass FIR filter (TMS32010 and TMS32020)

Appendix B Length-60 FIR differentiator (TMS32010/TMS32020)

Appendix C Fourth-order lowpass IIR filters: direct-form, cascade, and parallel types (TMS32010/TMS32020)

The purpose of the source code is to further illustrate the use of the TMS320 devices for filtering applications and to allow implemention and analysis of these filters. The code is based on the programming techniques discussed earlier in this report.

TMS32020 source code is listed in the appendix for a length-80 FIR filter. The TMS32020 source code for the rest of the filter programs is identical to the TMS32010 code, as explained earlier. TMS32010 and TMS32020 instructions are compatible only at the mnemonic level. TMS32010 source programs should be reassembled using a TMS32020 assembler before execution. For more detail about code migration, refer to the TMS32020 User's Guide appendix, "TMS32010/TMS32020 System Migration," for detailed information.<sup>6</sup>

These filters were designed using the Digital Filter Design Package (DFDP) developed by Atlanta Signal Processors Incorporated (ASPI). This package runs on either a Texas Instruments Professional Computer or an IBM Personal Computer and can generate TMS320 code for the filter designed. DFDP was used to design the FIR filters with the Remez exchange algorithm developed by Parks and McClellan, and to design the IIR filters by bilinear transformation of an elliptic analog prototype. All plots supplied with the filter programs were produced by DFDP.

Filter design packages, such as DFDP, make the design

and implementation of digital filters straightforward. They allow the DSP engineer to quickly examine a variety of filters and understand the tradeoffs involved in varying the characteristics of the filters. Several digital filter design packages and other useful software support from third parties are described in the TMS32010 Development Support Reference Guide.8

All of the TMS320 source code examples have several features in common that depend on the implementation and application. These features include the moving of filter coefficients from storage in program memory to data memory, their representation in Q15 format, and the instructions that control the analog interface used for testing.

The hardware configuration that was used to test these filters included a Texas Instruments analog interface board (AIB) to provide an analog-to-digital and digital-to-analog interface. The sampling rate was 10 kHz in all cases. The filters were driven by a white-noise source, and the frequency response was estimated by a spectrum analyzer. Each filter routine contains several lines of code to initialize the analog interface board. The AIB signals the TMS320 that another input sample is available by pulling the BIO pin low. The TMS320 polls this pin using the BIOZ instruction. The AIB houses a TMS32010 device. In order to use the TMS32020 with the AIB (PN: RTC/EVM320C-06), a specially designed adaptor (PN: RTC/ADP320A-06) must be inserted to convert TMS32020 signals to TMS32010 signals. All of these implementation- and application-dependent sections of code are labeled.

Appendix A provides programs for the implementation of a length-80 linear-phase bandpass FIR filter on the TMS32010 and the TMS32020. The filter has been designed using the Parks-McClellan algorithm. Pertinent data for this filter is as follows:

Passband	1.375	-	3.625	kHz
Stopbands	0.0 4.0		1.0 5.0	kHz kHz
Attenuation in stopbands		-6	8.4	dB
Transition regions	1.0 3.625		1.375 4.0	kHz kHz

The figures preceding the program show the magnitude response using a linear scale, the log-magnitude response, and the unit-sample response. Both the magnitude response and the log-magnitude response illustrate the equiripple response expected from using the Parks-McClellan algorithm. The unit-sample response possesses the symmetry that is characteristic of linear-phase FIR filters.

A length-60 FIR differentiator, shown in Appendix B, is also designed using the Parks-McClellan algorithm. Characteristics for the FIR differentiator are listed below.

Lower band edge	0.0	kHz
Upper band edge	5.0	kHz

Desired slope 0.4800
Maximum deviation 0.3172 percent

The log-magnitude resonse is illustrated as well as the unit-sample response, which is antisymmetric for an FIR differentiator. Because the code is written in looped form, there is a dramatic reduction in the amount of program space necessary to implement this filter.

The three filters in Appendix C are fourth-order lowpass IIR filters, designed using the bilinear-transform technique. The first filter is based on a direct-form II structure, the second filter is based on a cascade structure with two second-order direct-form II subsections, and the third filter is based on a parallel structure. These three IIR filters are identical in terms of their frequency response and have the following characteristics:

Passband	0.0	-	2.5	kHz
Transition region	2.5	-	2.75	kHz
Stopband	2.75	-	5.0	kHz
Attenuation in stopband	-25	.17		dB

The figures that show the magnitude response, logmagnitude response, phase response, group delay, and the unit-sample response for the three IIR filters are treated as a group and precede the three programs for filter implementation.

Table 1 is a summary of information about the five digital filters that are implemented in the appendixes.

An examination of the length-80 FIR filter implementation reveals the advantages of using a TMS32020 over the TMS32010. The program memory size is reduced by a factor of 15 (11 words vs. 163 words) while execution speed is improved by a factor of 1.8. Since the other filter types do not take advantage of the RPTK/MACD instruction pair, the performance results are the same. For example, a fourth-order cascade-form IIR filter executes at  $5.4~\mu s$  using only 27 program memory words.

When implementing linear-phase FIR filters, the designer must choose the right device for the application. If fast execution time and less program memory are essential, then the TMS32020 is the right choice.

The IIR filters are direct transformations of analog filters, exhibiting the same amplitude and phase characteristics as their analog counterparts. IIR filters tend to be more efficient than FIR filters with respect to transitionband sharpness and filter orders required. Although they require less code for implementation than the FIR filters (TMS32010 straightline code), they show great nonlinearity in phase, which limits their use in some applications.

By far the most commonly used IIR structure is the cascade-form realization. It has been shown that proper ordering of the poles and zeroes results in less sensitivity to quantization noise. The Digital Filter Design Package designs IIR filters in cascade form only.

By using a TMS32020 for both FIR and IIR filter implementations, it is possible to design a higher-order filter

Table 1. Summary Table of Filter Programs

LENGTH-80 LINEAR-PHASE BANDPASS FIR (STRAIGHT-LINE CODE)											
CODE	CYCLES	EXECUTION TIME (MICROSECONDS)	PROGRAM MEMORY (WORDS)	DATA MEMORY (WORDS)							
Straight Line:											
TMS32010	163	32.6	163	120							
TMS32020 (with RPTK)	90 18 11										
LENGTH-60 FIR DIFFERENTIATOR (LOOPED CODE)											
CODE	CYCLES	EXECUTION TIME (MICROSECONDS)	PROGRAM MEMORY (WORDS)	DATA MEMORY (WORDS)							
Looped:											
TMS32010/20	243	48.6	11	120							
	F	OURTH-ORDER LOWPAS	SS IIR FILTERS								
STRUCTURE	CYCLES	EXECUTION TIME (MICROSECONDS)	PROGRAM MEMORY (WORDS)	DATA MEMORY (WORDS)							
Direct-Form II:											
TMS32010/20	24	4.8	24	16							
Cascade:											
TMS32010/20	27	5.4	27	18							
Parallel:				_							
TMS3210/20	28	5.6	28	18							

NOTE: The above performance figures are only given as a reference. They should not be taken as benchmarks since programs can always be improved for better speed and memory efficiency.

than with the TMS32010. The TMS32020 is also ideal for higher-order FIR filters that require single-cycle multiply/accumulate operations.

#### SUMMARY

A brief review of FIR and IIR digital filters has been given to assist in understanding the fundamentals of digital


filter structure and their implementations using a digital signal processor. Many design examples have also been included to show the tradeoffs between FIR and IIR structures.


This application report has also described methods for implementing FIR and IIR filters with the TMS32010 and TMS32020. The design engineer can now choose between the two devices, depending on the application.


#### REFERENCES

- A.V. Oppenheim and R.W. Schafer, Digital Signal Processing, Prentice-Hall (1975).
- Andreas Antoniou, Digital Filters: Analysis and Design, McGraw-Hill (1979).
- C.S. Burrus and T.W. Parks, Digital Filter Design, John Wiley & Sons (1986).
- U. Kaiser, "Wave Digital Filters and Their Significance for Customized Digital Signal Processing," *Texas Instruments Engineering Journal*, Vol 2, No. 5, 29-44 (September - October 1985).
- TMS32010 User's Guide (SPRU001B), Texas Instruments (1985).
- 6. TMS32020 User's Guide (SPRU004A), Texas Instruments (1985).
- Digital Filter Design Package (DFDP), Atlanta Signal Processors Inc. (ASPI), 770 Spring St. NW, Suite 208, Atlanta, GA 30308, 404/892-7265 (1984).
- 8. TMS32010 Development Support Reference Guide (SPRU007), Texas Instruments (1984).

## APPENDIX A LENGTH-80 LINEAR-PHASE PASSBAND FIR FILTER







16:55:56 08-15-85

PAGE 0002

3. Implementation of FIR/IIR Filters with the TMS32010/TMS32020

w

FIRBPASS	32010 FAMIL	Y MACRO ASSEMBLER	PC2.1 84.107	20:41:39 08-29-85 PAGE 0003	FIRBPASS	3201	0 FAMIL	Y MACRO	ASSEMBLE	ER PC2.1 84.107	20:41:39 08-29-85 PAGE 0004
0115	0043 XNM67	EQU 67			0172	007A	YN	EQU 122			
0116	0044 XNM68	EQU 68			0173	007B		EQU 123			
0117	0045 XNM69	EQU 69			0174		*				
0118 0119	0046 XNM70 0047 XNM71	EQU 70 EQU 71			0175 0000 0176			AORG 0			
0120	0047 XNM71	EQU 72			0177 0000	F900		B START			
0121	0049 XNM73	EQU 73				002C					
0122	004A XNM74	EQU 74			0178		*				
0123	004B XNM75	EQU 75			0179					TIALLY *	
0124 0125	004C XNM76 004D XNM77	EQU 76 EQU 77			0180 0181		* STOR	ED IN PR	OGRAM ME	MORY "	
0125	004D XNM77	EQU 78			0182		* DUE	TO THE S	YMMETRY	OF THE IMPULSE RE	SPONSE *
0127	004F XNM79	EQU 79			0183					IPLES OF THE IMPUL	
0128	*				0184					. THIS MEANS THAT	:
0129	0050 HO	EQU 80			0185		* h(N-	1-n) = h	(n).		*
0130 0131	0051 H1 0052 H2	EQU 81 EQU 82			0186 0187 0002	FFDC	CH0	DATA	>FFDC	* -0.107251E-02	*
0131	0052 H2 0053 H3	EQU 83			0188 0003		CHI	DATA	>001F	* 0.973976E-03	
0133	0054 H4	EQU 84			0189 0004		CH2	DATA	>0051	* 0.249065E-02	
0134	0055 H5	EQU 85			0190 0005		CH3	DATA	>FFE9	* -0.675043E-03	
0135	0056 н6	EQU 86			0191 0006		CH4	DATA	>FFE6	* -0.771385E-03	
0136 0137	0057 Н7 0058 Н8	EQU 87 EQU 88			0192 0007 0193 0008		CH5 CH6	DATA DATA	>FFBA >FFB4	* -0.212256E-03 * -0.229530E-02	
0137	0058 H9	EQU 89			0194 0009		CH7	DATA	>004B	* 0.231021E-02	
0139	005A H10	EQU 90			0195 000A		CHB	DATA	>FFF9	* -0.194902E-03	
0140	005B H11	EQU 91			0196 000B		CH9	DATA	>0069	* 0.322896E-02	
0141	005C H12	EQU 92			0197 000C		CH10	DATA	>00A2	* 0.496452E-02	
0142 0143	005D H13 005E H14	EQU 93 EQU 94			0198 000D 0199 000E	FFFF	CH11 CH12	DATA DATA	>FF6F >FFFE	* -0.440419E-02 * -0.314831E-04	
0143	005F H15	EQU 95			0200 000F		CH13	DATA	>FF70	* -0.438169E-02	
0145	0060 H16	EQU 96			0201 0010	FEF4	CH14	DATA	>FEF4	* -0.815474E-02	
0146	0061 H17	EQU 97			0202 0011		CH15	DATA	>00CB	* 0.621682E-02	
0147	0062 H18	EQU 98			0203 0012 0204 0013		CH16 CH17	DATA DATA	>000B >00E6	* 0.342216E-03 * 0.704627E-02	
0148 0149	0063 H19 0064 H20	EQU 99 EQU 100			0205 0014		CH18	DATA	>0187	* 0.119391E-01	
0150	0064 H20	EQU 101			0206 0015		CH19	DATA	>FEE5	* -0.860811E-02	
0151	0066 H22	EQU 102			0207 0016		CH20	DATA	>000B	* 0.346738E-03	
0152	0067 H23	EQU 103			0208 0017		CH21	DATA	>FE7F	* -0.117293E-01	
0153	0068 H24 0069 H25	EQU 104			0209 0018 0210 0019		CH22 CH23	DATA DATA	>FDBF >0192	* -0.175964E-01 * 0.122947E-01	
0154 0155	0069 H25 006A H26	EQU 105 EQU 106			0210 0019 0211 001A		CH24	DATA	>FFB5	* -0.227426E-02	
0156	006B H27	EQU 107			0212 001B	026A	CH25	DATA	>026A	* 0.188796E-01	*
0157	006C H28	EQU 108			0213 001C		CH26	DATA	>0368	* 0.266148E-01	
0158	006D H29	EQU 109			0214 001D		CH27 CH28	DATA DATA	>FDC2	* -0.175126E-01	
0159 0160	006E H30 006F H31	EQU 110 EQU 111			0215 001E 0216 001F		CH28	DATA	>00C0 >FC0A	* 0.586574E-02 * -0.309240E-01	
0161	0070 H32	EQU 111			0217 0020		CH30	DATA	>FAA3	* -0.418954E-01	
0162	0071 H33	EQU 113			0218 0021		CH31	DATA	>0347	* 0.256315E-01	
0163	0072 H34	EQU 114			0219 0022		CH32	DATA	>FE3D	* -0.137498E-01	
0164	0073 H35	EQU 115			0220 0023		CH33	DATA	>0747	* 0.568720E-01	
0165 0166	0074 H36 0075 H37	EQU 116 EQU 117			0221 0024 0222 0025		CH34 CH35	DATA DATA	>09BB >FA3D	* 0.760286E-01 * -0.450011E-01	
0166	0075 H37	EQU 117			0223 0026		CH36	DATA	>052B	* 0.403853E-01	
0168	0077 H39	EQU 119			0224 0027	EB59	CH37	DATA	>EB59	* -0.161339E+00	*
0169	*				0225 0028		CH38	DATA	>DC2A	* -0.279963E+00	
0170	0078 MODE	EQU 120			0226 0029 0227	2D57	CH39	DATA	>2D57	* 0.352454E+00	ж
0171	0079 CLOCK	EQU 121			0221		-				

FIRBPASS 32010 PAMILY MACRO ASSEMBLER PC2.1 84.107 20:41:39 08-29-85 PAGE 0005

1228 0023 0013 0173 007								
0230   022   020   022							MPY H9	
0231 0027 6800 START LOPE 0 0232 0028 5078 LACK 1 0232 0028 5078 SACL OME 0234 0028 5078 SACL OME 0235 0028 5078 SACL OME 0236 0059 6058 MPY NI16 0236 0059 6058 MPY NI16 0237 0030 7129 LACK AND LACK SACL OME 0238 0030 6059 6058 MPY NI16 0239 0031 728 LACK SACL OME 0239 0031 728 LACK SACL OME 0239 0031 728 LACK SACL OME 0239 0031 6031 728 LACK SACL OME 0239 0031 6031 728 LACK SACL OME 0239 0031 6031 729 LACK SACL OME 0239 0031 6031 731 LACK SACL OME 0239 0031 6032 LACK SACL OME 0230 0038 6979 OUT CLOCK FARD 0246 0038 6979 OUT CLOCK FARD 0247 0039 6600 MAIT BIOL NOTPT  0248 0038 6979 LACK SACL OME 0249 0039 6600 MAIT BIOL NOTPT  0248 0038 6979 LACK SACL OME 0249 0039 6600 MAIT BIOL NOTPT  0248 0038 6979 LACK SACL OME 0249 0039 6600 MAIT SACL OME 0249			SMP	DATA >01F3	* SAMPLING RATE OF 10 KHZ *	0283 *		
0231 0027 6000 START LOPK 0 0234 0028 5078 LACK 1 0234 0028 5078 SACL OME 0235 0030 7129 LARK ARG, CACK * THIS SECTION OF CODE LOADS * 0288 0056 6058 MPY HII 0234 0021 7030 7129 LARK ARG, CACK * THIS SECTION OF CODE LOADS * 0288 0056 6058 MPY HII 0234 0021 7030 7129 LARK ARG, CACK * THIS SECTION OF CODE LOADS * 0298 0058 6050 MPY HII 0234 0021 7030 7129 LARK ARG, CACK * THIS SECTION OF CODE LOADS * 0298 0058 6050 MPY HII 0241 0031 7030 SUB 002 LARK ARG, CACK * THIS SECTION OF CODE LOADS * 0299 0058 6050 MPY HII 0242 0035 7030 BANI LOAD 0243 0031 0035 6032 BANI LOAD 0244 0031 7037 SUB 002 BANI LOAD 0244 0031 7030 BANI LOAD 0244 0031 4078 SUB 002 BANI LOAD 0244 0031 4079 BANI LOAD 0244 0031 4079 BANI LOAD 0248 0033 6790 BANI LOAD 0248 0034 6075 BANI LOAD 0249 0034 6075 BANI LOAD 0249 0034 6075 BANI LOAD 0249 0034 6075 BANI LOAD 0240 0035 FARP BANI LOAD 0240 0036 FARP BANI LOAD 0240 0037 FARP BANI LOAD 0240 0038 FARP			*			0284 0053 6B45	LTD XNM69	
0232 0012 7601		0231 002C 6E00	START	LDPK 0				
233   022   7091   CACK     COMTENT OF ONE IS 1 * COMTENT OF ONE		0232	*					
0214 002 5078   SACL ONE				TACK 1			TOD VINCO	
0215 0027 070					A COMPRIE OR ONE TO 1 A	0287 0055 6844		
1216   0027   7079   LARK ARIO,CLOCK   THIS SECTION OF CODE LOADS   0279   0037   6843   LTD XNN67   0279   0238   0031   7229   LARK ARIO,CLOCK   THIS SECTION OF CODE LOADS   0290   0037   6843   LTD XNN66   0290   0			_	SACE ONE	- CONTENT OF ONE 15 1 -		MPT HII	
0237 0030 7129			-					
0238 0031 7288   LACK SMF								
0239 032 6880   CAD				LARK AR1,>29	* THE FILTER COEFFICIENTS AND *	0291 0058 6D5C	MPY H12	
0239 032 6880   CAD		0238 0031 7E2B		LACK SMP	* OTHER VALUES FROM PROGRAM *	0292 *		
0240 033 6791 TBLR *AR1 SUB ONE SUB		0239 0032 6880	LOAD	LARP ARO		0293 0059 6B42	LTD XNM66	
0241 0035 1078 SUB ONE COURS PANY LOAD 2005 PANY LO								
242 0015 PROD 0016 0012 0016 0017 0016 0018 0016 0018 0016 0017 0016 0018 0017 0016 0018 0018 0019 0018 00							MET HIS	
034 037 676 038 7879								
0244 037 4878				BANZ LOAD				
0244 0037 4878							MPY H14	
0245 0038 4879		0243	*			0298 *		
0245 0038 4979		0244 0037 4878		OUT MODE.PA0	* INITIALIZATION OF ANALOG *	0299 005D 6B40	LTD XNM64	
0246 039 F600 MAIT BIOZ NXPPT * BIO PIN GOES LOW WHEN A * 0302 05F 683F 0703 060 6560 MPY H16  0248 0038 F900 B MAIT * NEW SAMPLE IS AVAILABLE * 0300 066 6560 MPY H16  0250 0030 4200 NXPPT IN XN,PA2 * BRING IN THE NEW SAMPLE XN * 0307 0662 6561 MPY H17  0250 0030 4200 NXPPT IN XN,PA2 * BRING IN THE NEW SAMPLE XN * 0307 0662 6561 MPY H17  0250 0030 4200 NXPPT IN XN,PA2 * BRING IN THE NEW SAMPLE XN * 0307 0662 6561 MPY H19  0250 0030 4200 NXPPT IN XN,PA2 * BRING IN THE NEW SAMPLE XN * 0308 0663 6830 LTD XNM61 MPY H17  0250 0030 4200 NXPPT IN XN,PA2 * BRING IN THE NEW SAMPLE XN * 0309 0664 6662 MPY H19  0250 0030 6000 NATE OF THE NEW SAMPLE XN * 0309 0664 6662 MPY H19  0250 0040 684F LTD XNM78 * N(7-79) * N(79) * 0311 0665 683C NPY H19  0250 0041 684E LTD XNM78 MPY H11 * N(1) = N(78) * 0314 0665 6860 LTD XNM59 MPY H19  0250 0044 6850 NPY H12 NNT7 NPY H12 NNT76 NPY H19		0245 0038 4979		OUT CLOCK, PA1	* INTERFACE BOARD *	0300 005E 6D5F	MPY H15	
247 0039 F600 WAIT BIOZ NXTPT * BIO PIN GOES LOW WHEN A * 0303 0066 0666 WPY HIS 0030 0060 06666 WPY HIS 0303 0060 06666 WPY HIS 0303 0060 06666 WPY HIS 0303 0060 0666 0666 WPY HIS 0303 0060 0666 0666 WPY HIS 0305 0062 0661 0832 WPY HIS 0305 0063 0660 0860 WPY HIS 0305 0066 0660 WPY HIS 0305 0066 0			*					
0248 0038 P090 B WAIT * NEW SAMPLE IS AVAILABLE * 0304 0050 066 6683			WATT	DIOZ NYMDM	* BTO DIN COPE LOW WURN A *		LAD ANNES	
0248 0038 9900 003 0030 0030 0030 0030 0030			MUT 1	BIOZ MAIFI	" BIO FIN GOES LOW WHEN A "			
0350 0039 0042 0039 0040 0050 0061 6B3E							MPI HIO	
0249				B WAIT	* NEW SAMPLE IS AVAILABLE *			
0250 0031 4200								
0251   0252   0038   789   2AC   0308   0063   6830   0308   0063   6830   0253   0325   03		0249	*			0306 0062 6D61	MPY H17	
252 0035 7899	ı.	0250 003D 4200	NXTPT	IN XN,PA2	* BRING IN THE NEW SAMPLE XN *	0307 *		
252 0035 7899	_	0251	*			0308 0063 6B3D	LTD XNM61	
0254 003F 6A4F LT XNN79 * DUE TO SYMMETRY h(0) = h(79) * 0311 065 6B3C LTD XNM60 PY H19 0255 0040 6D50 MPY H0 * x(n-79) * h(79) * 0312 0066 6D63 MPY H19 0255 0040 6D51 MPY H1 * h(1) = h(78) * 0314 0067 6B3B LTD XNM59 0315 0068 6D64 MPY H20 0315 0068 6D64 MPY H20 0316 0068 6D64 MPY H20 0316 0068 6D64 MPY H20 0316 0068 6D64 MPY H21 0316 0068 6D65 MPY H21 0316 0068 6D65 MPY H21 0316 0069 6B3A LTD XNM59 0319 0069 6B3A LTD XNM59 0319 0069 6B3A LTD XNM59 0319 0069 6B3A LTD XNM57 0319 0069 6B3A LTD XNM59 0319 0069 6B3A LTD XNM56 0319 0319 0319 0319 0319 0319 0319 0319	Ŧ			ZAC				
Company   Comp	5			2.1.0				
0255 0040 6050	₹			1 m VNW70	4 DUD TO CUMUNTAL LAND 1 (70) 4			
0256 0256 0257 0041 684E LTD XNM78 MPY H1 *h(1) = h(78) * 0314 0067 6838 LTD XNM59 0258 0043 684D MPY H20 0315 0068 6064 MPY H20 0315 0068 6064 MPY H20 0315 0068 6064 MPY H20 0316 0068 6065 MPY H21 0316 0068 6065 MPY H21 0318 0068 6065 MPY H21 0318 0068 6065 MPY H21 0318 0068 6065 MPY H21 0319 WPY H22 0318 0068 6839 LTD XNM57 0326 0068 6839 LTD XNM57 0326 0068 6655 WPY H22 0326 0068 6655 WPY H22 0326 0068 6655 WPY H22 0326 0068 6655 WPY H23 0326 0068 6666 WPY H23 0326 0068 6666 WPY H23 0326 0068 6667 WPY H25 0326 006	à							
0257 0041 684E	5			MPY HO	* x(n-/9) * h(/9) *		MPY H19	
0258 0042 6051	3		*			0313 *		
0259 0259	₽	0257 0041 6B4E		LTD XNM78	)	0314 0067 6B3B	LTD XNM59	
0260 0043 684D LTD XNM75 0261 0044 6052 MPY H2 0263 0045 684C LTD XNM76 0264 0046 6053 MPY H3 0265 0048 6054 MPY H3 0266 0048 6054 MPY H3 0267 0048 6054 MPY H4 0268 MARCHARD	5.	0258 0042 6D51		MPY Hl	* h(1) = h(78) *	0315 0068 6D64	MPY H20	
0260 0043 684D LTD XNM75 0261 0044 6552 MPY H21 0263 0045 684C LTD XNM76 0265 0046 6553 MPY H33 0266 0046 6555 MPY H33 0266 0046 6555 MPY H33 0267 0046 6554 MPY H34 0268 0049 684A LTD XNM75 0269 0049 684A MPY H5 0272 0048 6555 MPY H5 0272 0048 6555 MPY H5 0273 004C 6556 MPY H5 0274 004B 6849 LTD XNM73 MPY H5 0275 004B 6849 MPY H6 0275 004B 6849 MPY H6 0276 004B 6849 MPY H6 0277 004B 6849 MPY H6 0278 004C 6556 MPY H5 0278 004C 6556 MPY H6 0279 004C 6566 MPY H6 0270 004C 656 MPY H6 0270 004C 6566 MPY H6	3	0259	*					
0261 0044 6D52	•	0260 0043 684D		LTD XNM77			I TO VINES	
0262	<b>→</b>							
0263 0045 684C LTD XNM76 0266 0046 00553 MPY H3 0266 0047 6848 LTD XNM75 0266 0047 6848 LTD XNM75 0268 * 1027 0058 6054 0269 0049 6844 LTD XNM74 0270 0048 6055 MPY H5 0271 0048 6055 MPY H5 0271 0048 6055 MPY H5 0272 0048 6054 MPY H5 0273 0046 6056 MPY H5 0274 * 1028 MPY H6 0275 0046 6057 MPY H6 0276 0046 6057 MPY H6 0277 0048 6849 LTD XNM73 0278 0047 6058 MPY H6 0279 0050 6058 MPY H7 0276 0048 6057 MPY H7 0277 0048 6849 LTD XNM72 0278 0048 6849 LTD XNM72 0279 0050 6058 MPY H6 0279 0050 6058 MPY H7 0279 0050 6058 MPY H7 0279 0050 6058 MPY H7 0279 0050 6058 MPY H8 0336 0076 6068 MPY H27 0279 0050 6058 MPY H8 0337 0076 6068 MPY H27 0280 0077 6833 LTD XNM51	I			HF 1 112			MF1 N21	
0264 0046 6553	₹							
0265 047 6848 LTD XNM75 0323 06D 6838 LTD XMM56 0267 0408 6054 MPY H4 032 0268 0404 6055 MPY H4 0326 0269 0404 6055 MPY H5 0326 06D 66 6067 MPY H23 0269 0404 6055 MPY H5 0326 006F 6837 LTD XMM55 0270 004A 6055 MPY H5 0326 006F 6837 LTD XMM54 0273 0404 6055 MPY H5 0326 071 6836 LTD XMM54 0273 0404 6056 MPY H6 0330 072 6069 MPY H25 0274 0404 6055 MPY H6 0330 072 6069 MPY H25 0274 0404 6057 MPY H7 0333 072 6069 MPY H25 0274 0404 6057 MPY H7 0333 074 6064 MPY H25 0274 0048 6057 MPY H7 0333 074 6064 MPY H26 0274 0048 6057 MPY H7 0335 075 6834 LTD XMM53 0276 004E 6057 MPY H7 0335 0075 6834 LTD XMM52 0279 0050 6058 MPY H8 0336 076 6068 MPY H27 0280 077 6833 LTD XMM52 0279 0050 6058 MPY H8 0336 076 6068 MPY H27 0280 077 6833 LTD XMM51	≥							
0266 0047 684B	<b>#</b>			MPY H3			MPY H22	
0267 0048 6054	~		-					
0269 0049 684A LTD XNM74 0326 006P 6837 LTD XNM55 MPY H5 0327 0070 6068 MPY H24 0271 0404 6055 MPY H5 0328 0072 6069 MPY H25 0273 004C 6056 MPY H6 0330 0072 6069 MPY H25 0274 0275 004D 6848 LTD XNM73 0331 0072 6069 MPY H25 0274 0275 004B 6057 MPY H7 0331 0074 606A MPY H25 0276 004E 6057 MPY H7 0332 0073 6835 LTD XNM53 MPY H2 0275 004B 6057 MPY H7 0333 0074 606A MPY H26 0274 0275 004B 6057 MPY H7 0335 0075 6834 LTD XNM51 0276 004E 6057 MPY H8 0336 0076 606B MPY H27 0279 0050 6058 MPY H8 0336 0076 606B MPY H27 0280 0077 6833 LTD XNM51	Į.			LTD XNM75		0323 006D 6B38	LTD XNM56	
0269 0049 684A LTD XNM74 0326 006P 6837 LTD XNM55 MPY H5 0327 0070 6068 MPY H24 0271 0404 6055 MPY H5 0328 0072 6069 MPY H25 0273 004C 6056 MPY H6 0330 0072 6069 MPY H25 0274 0275 004B 6848 LTD XNM73 0331 0072 6069 MPY H25 0275 004B 6057 MPY H7 0331 0074 606A MPY H25 0276 004E 6057 MPY H7 0332 0073 6835 LTD XNM53 0276 004E 6057 MPY H7 0333 0074 606A MPY H26 0274 0275 004B 6057 MPY H7 0335 0075 6834 LTD XNM51 0276 004E 6057 MPY H8 0336 0076 606B MPY H27 0279 0050 6058 MPY H8 0336 0076 606B MPY H27 0280 0077 6833 LTD XNM51	=	0267 0048 6D54		MPY H4		0324 006E 6D67	MPY H23	
0269 0049 684A LTD XNMT4 0270 004A 6055 MPY H5 0270 004A 6055 MPY H5 0271 004B 6849 LTD XNMT3 0272 004B 6849 LTD XNMT3 0273 004C 6056 MPY H6 0274 0274 0274 * 0275 004B 6848 LTD XNMT2 0276 004E 6057 MPY H7 0275 004B 6848 LTD XNMT2 0276 004E 6057 MPY H7 0277 004B 6848 LTD XNMT2 0278 004F 6057 MPY H7 0278 004F 6057 MPY H7 0278 004F 6057 MPY H8 0279 0050 6058 MPY H8 0336 0076 606B MPY H27 0280 0077 6833 LTD XNM51	2	0268	*			0325 *		
0270 004A 6D55	zó.			TTD VNM74			I MD VIMES	
1	£							
0272 004B 6849 LTD XNH73 0325 0071 6836 LTD XNH54 0273 004C 6D56 MPY H6 0330 0072 6D69 MPY H25 0274 * 0331 * 0725 0050 6848 LTD XNH72 0332 0073 6835 LTD XNH53 0276 004B 6857 MPY H7 0334 * 0736 0074 6D6A MPY H26 0277 0277 * 0334 * 0334 * 0736 0075 6834 LTD XNH71 0335 0075 6834 LTD XNH52 0279 0050 6D58 MPY H8 0336 0076 6D6B MPY H27 0280 * 0337 074 6B6B MPY H27 0280 * 0338 0077 6833 LTD XNH51	<b>⊋</b> ∙			MPI NO			MF1 N24	
TO 273 004C 6056 MPY H6 0330 0072 6069 MPY H25 0274 * 0331 0072 6069 MPY H25 0274 * 0331 0274 0045 6057 MPY H7 0332 0073 60635 LTD XMM53 0276 004E 6057. MPY H7 0333 0074 606A MPY H26 0277 0277 0277 0277 0277 0277 0277 02	<del>-</del>		-	I MD VALUE 2				
0274 * 0331 * 03	<del>-</del>							
0275 004D 5848 LTD XNM72 0332 0073 6835 LTD XNM53 0276 004E 6D57. MPY H7 0333 0074 6D6A MPY H26 0277 0277 0277 0277 0277 0277 0277 02	ត			MPY H6			MPY H25	
7 0275 004D 6848 LTD XNM72 0332 0073 6835 LTD XNM53 0276 004E 6557 MPP H7 0333 0074 606A MPP H26 0277 0277 * 0334 * 0278 004F 6847 LTD XNM71 0335 0075 6834 LTD XNM52 0279 0050 6058 MPP H8 0336 0076 606B MPP H27 0380 * 0380 0076 606B MPP H27 0380 * 0380 0077 6833 LTD XNM51	_		*			0331 *		
1 2/7 0/25 0/25 0/25 0/25 0/25 0/25 0/25 0/25	نو	0275 004D 6848		LTD XNM72			LTD XNM53	
0277 * 0334 * 0334 * 0334 * 0335 * 0335 * 0335 * 0335 * 0335 * 0335 * 0335 * 0335 * 0335 * 0335 * 0336 * 0336 * 0336 * 0336 * 0337 * 0337 * 0337 * 0338 * 03	÷							
0278 004P 6847 LTD XNM71 0335 0075 6834 LTD XNM52 0279 0050 6058 MPY H8 0336 0076 606B MPY H27 0280 * 0337	ئن		*					
	2			TTD YNM71			TOD VINES	
	≅							
	9			Mri no			MPY H2/	
	-		*			0337		
	₹	0281 0051 6B46		LTD XNM70		0338 0077 6B33	LTD XNM51	
	<del>2</del>							

FIRBPASS 32010 FAMILY MACRO ASSEMBLER PC2.1 84.107


20:41:39 08-29-85 PAGE 0006


FIRBPASS	32010	FAMILY MACRO ASSEMBLER	PC2.1 84.107	20:41:39 08- PAGE 00		RBPASS	32010	FAMILY MAG	CRO ASSEMBLER	PC2.1 84.107	20:41:39 08-29-85 PAGE 0008
0339 0078 0340	6D6C	MPY H28				396 009E		MPY	H32		
0341 0079	6B32	LTD XNM50				398 009F			XNM31		
0342 007A		MPY H29				399 00A0		MPY			
0343						400		*			
0344 007B		LTD XNM49				401 00A1			XNM30		
0345 007C 0346	ODOF	MPY H30				402 00A2 403		MPY	H30		
0347 007D	6B30	LTD XNM48				404 00A3		-	XNM29		
0348 007E		MPY H31				405 00A4		MPY			
0349		*			(	406		*			
0350 007F		LTD XNM47				407 00A5			XNM28		
0351 0080 0352	6070	MPY H32				408 00A6	6D6C	MPY	H28		
0353 0081	6025	LTD XNM46				409 410 00A7	6010		XNM27		
0354 0082		MPY H33			Č	411 00A8	6D6B	MPY			
0355	,	•				412		*			
0356 0083		LTD XNM45				413 00A9			XNM26		
0357 0084	6D72	MPY H34				414 00AA	6D6A	MPY	н26		
0358	cnac '	1 MD VIIIAA				415 416 00AB	6010	* 100	VNHOE		
0359 0085 0360 0086		LTD XNM44 MPY H35				417 00AC		MPY	XNM25 H25		
0361	10.5	*				418		*			
0362 0087		LTD XNM43			C	419 00AD		LTD	XNM24		
0363 0088	6D74	MPY H36				420 00AE	6D68	MPY	H24		
0364	CDOS	* LTD XNM42				421		*			
0365 0089 0366 008A		MPY H37			,	422 00AF 423 00B0	6D67	MPY	XNM23		
0367		*				424	0007	*	1123		
0368 008B		LTD XNM41				425 00B1	6B16	LTD	XNM22		
0369 008C		MPY H38				426 00B2		MPY	H22		
0370		*				427					
0371 008D 0372 008E		LTD XNM40 MPY H39			C	428 00B3 429 00B4	6B15	LTD MPY	XNM21		
0372 0002		*				430	0000	*	1121		
0374 008F	6B27	LTD XNM39				431 00B5	6B14	LTD	XNM20		
0375 0090	6D77	MPY H39				432 00B6	6D64	MPY	H20		
0376	cnac '	1 WD ANM30				433	CD12	*	WWW 1 0		
0377 0091 0378 0092		LTD XNM38 MPY H38				434 00B7 435 00B8		MPY	XNM19		
0379	10,0	*				436	1000	*			
0380 0093	6B25	LTD XNM37			Ö	437 00B9	6B12	LTD	XNM18		
0381 0094		MPY H37				438 00BA		MPY	H18		
0382						439	CD11				
0383 0095 0384 0096		LTD XNM36 MPY H36				440 00BB 441 00BC		MPY	XNM17		
0385	05/4	*				442	10001	*	1117		
0386 0097		LTD XNM35			0	443 00BD			XNM16		
0387 0098	6D73	MPY H35				444 00BE	6D60	MPY	H16		
0388	6022	I MD VNM24				445	600F	r ran	VIIM1 E		
0389 0099 0390 009A		LTD XNM34 MPY H34				446 00BF 447 00C0		MPY	XNM15		
0390 0057		*				448	1	*			
0392 009B	6B21	LTD XNM33			0	449 00Cl		LTD	XNM14		
0393 009C	6D71	MPY H33				450 00C2	6D5E	MPY	H14		
0394	CD 20	* ********				451	CDAD 1				
0395 009D	6B20	LTD XNM32			0	452 00C3	6B0D	LTD	XNM13		

:	•
The state of the s	Implementati
21.	3
* ***	FIR/IR
	Ti tere
	5
	7
************	VS 32010/
***************************************	

FIRBPASS	32010 FAMILY	MAC	RO ASSEMBLER	PC2.1	84.107	20:41:39 08-29-85 PAGE 0009
0453 00C4 6	5D5D	MPY	H13			
0454	*					
0455 00C5 6	5B0C	L.TD	XNM12			
0456 00C6 6	5D5C	MPY	H12			
0457	*					
0458 00C7 6	6B0B	LTD	XNM11			
0459 00C8 6	5D5B	MPY	H11			
0460	*					
0461 00C9 6			XNM10			
0462 00CA 6		MPY	H10			
0463						
0464 00CB			XNM9			
0465 00CC 6	5D59	MPY	н9			
0466	-		W11110			
0467 00CD 6		MPY	XNM8			
0469	•	MPI	по			
0470 00CF 6	-	I TO	XNM7			
0471 00D0 6		MPY				
0472	*	HE I				
0473 00D1 6	6B06	LTD.	XNM6			
0474 00D2 6		MPY				
0475	*					
0476 00D3 6	6B05	LTD	XNM5			
0477 00D4 6		MPY	Н5			
0478	*					
0479 00D5 6			XNM4			
0480 00D6 6		MPY	H4			
0481	*		W.1.4.2			
0482 00D7 6		MPY	XNM3			
0484	* ccno	MPI	n o			
0485 00D9 6	SBO2	T TD	XNM2			
0486 00DA		MPY				
0487	*	1-12-2	112			
0488 00DB 6	5801	LTD	XNM1			
0489 00DC		MPY				
0490	*					
0491 00DD 6	5B00	LTD	XN			
0492 00DE (	6D50	MPY	HO			
0493	*					
0494 00DF		APAC	:			
0495	*					
0496 00E0 S	597A	SACH	I YN,1			
0497	4373	~···	VIII 0.0.0	+ 011mpum	MUD BY(MD	D DECRONCE(-) +
0498 00E1 4	4A/A	OUT	YN,PA2	- OUTPUT	THE FILTE	R RESPONSE y(n) *
0500 00E2 I	-	B WA	TT	* CO CET	THE NEXT	DOINT *
00E3 (		3 MM	•••	GO GET	HEAL	
0501	*					
0502		END				
NO ERRORS, I	NO WARNINGS					

### APPENDIX B LENGTH-60 FIR DIFFERENTIATOR






FIRDIF	32010 FAMI	LY MACRO ASSEMBLER	PC2.1 84.107	20:43:03 08-29-85 PAGE 0003	FIRDIF	32010	FAMILY	Y MACRO	ASSEMBLE	R PC2.1 84.107	20:43:03 08-29-85 PAGE 0004
0115	0046 H10	EQU 70			0172		*				
0116	0047 H11	EQU 71			0173 0000			B START			
0117 0118	0048 H12 0049 H13	EQU 72 EOU 73			0001	0040					
0119	004A H14	EQU 74			0175		* COEFF	FICIENTS	ARE INI	TIALLY *	
0120	004B H15	EQU 75			0176		* STORE	ED IN PR	OGRAM ME	MORY *	
0121 0122	004C H16 004D H17	EQU 76 EQU 77			0177		*				
0123	004E H18	EQU 78			0178 0002 0179 0003		CH0 CH1	DATA DATA	>0030 >FFC2	* 0.146547E-02 * * -0.186717E-02 *	
0124	004F H19	EQU 79			0180 0004		CH2	DATA	>0015	* 0.670857E-03 *	
0125	0050 H20	EQU 80			0181 0005	FFEF	CH3	DATA	>FFEF	* -0.507893E-03 *	
0126 0127	0051 H21 0052 H22	EQU 81 EOU 82			0182 0006		CH4 CH5	DATA DATA	>000F >FFF0	* 0.476907E-03 * * -0.482679E-03 *	
0127	0052 H22	EQU 83			0183 0007 0184 0008		CH5	DATA	>0010	* 0.505055E-03 *	
0129	0054 H24	EQU 84			0185 0009		CH7	DATA	>FFEE	* -0.536698E-03 *	
0130	0055 H25	EQU 85			0186 000A	0012	CH8	DATA	>0012	* 0.576256E-03 *	
0131 0132	0056 H26 0057 H27	EQU 86 EOU 87			0187 000B		CH9	DATA DATA	>FFEB >0016	* -0.624602E-03 * * 0.681939E-03 *	
0133	0057 H27	EQU 88			0188 000C 0189 000D		CH10 CH11	DATA	>FFE7	* -0.750338E-03 *	
0134	0059 H29	EQU 89			0190 000E		CH12	DATA	>001B	* 0.831878E-03 *	
0135	005A H30	EQU 90			0191 000F	FFEL	CH13	DATA	>FFE1	* -0.929373E-03 *	
0136 0137	005B H31 005C H32	EQU 91 EQU 92			0192 0010		CH14	DATA	>0022	* 0.104702E-02 *	
0137	005C H32	EQU 92 EQU 93			0193 0011 0194 0012		CH15 CH16	DATA DATA	>FFD8 >002C	* -0.119041E-02 * * 0.136731E-02 *	
0139	005E H34	EQU 94			0195 0013		CH17	DATA	>FFCB	* -0.158880E-02 *	
0140	005F H35	EQU 95			0196 0014	003D	CH18	DATA	>003D	* 0.187070E-02 *	
0141 0142	0060 H36 0061 H37	EQU 96			0197 0015		CH19	DATA	>FFB6	* -0.223732E-02 *	
0142	0061 H37 0062 H38	EQU 97 EOU 98			0198 0016 0199 0017		CH20 CH21	DATA DATA	>0059 >FF90	* 0.272579E-02 * * -0.339682E-02 *	
0144	0063 нз9	EQU 99			0200 0018		CH22	DATA	>008E	* 0.435422E-02 *	
0145	0064 H40	EQU 100			0201 0019	FF42	CH23	DATA	>FF42	* -0.578642E-02 *	
0146	0065 H41 0066 H42	EQU 101			0202 001A		CH24	DATA	>0108	* 0.806880E-02 *	
0147 0148	0066 H42 0067 H43	EQU 102 EQU 103			0203 001B 0204 001C		CH25 CH26	DATA DATA	>FE75 >028B	* -0.120382E-01 * * 0.198777E-01 *	
0149	0068 н44	EQU 104			0205 001D		CH27	DATA	>FB04	* -0.389339E-01 *	
0150	0069 H45	EQU 105			0206 001E	0DD6	CH28	DATA	>0DD6	* 0.108105E+00 *	
0151 0152	006A H46 006B H47	EQU 106			0207 001F		CH29	DATA	>837E	* -0.972714E+00 *	
0153	006C H48	EQU 107 EQU 108			0208 0020 0209 0021		CH30 CH31	DATA DATA	>7C81 >F229	* -CH29 * * -CH28 *	
0154	006D H49	EQU 109			0210 0022		CH32	DATA	>04FB	* -CH27 *	
0155	006E H50	EQU 110			0211 0023	FD74	CH33	DATA	>FD74	* -CH26 *	
0156 0157	006F H51 0070 H52	EQU 111 EQU 112			0212 0024		CH34	DATA	>018A >FEF7	* -CH25 * * -CH24 *	
0158	0070 H52	EQU 113			0213 0025 0214 0026		CH35 CH36	DATA DATA	>00BD	* -CH23 *	
0159	0072 Н54	EQU 114			0215 0027		CH37	DATA	>FF71	* -CH22 *	
0160	0073 H55	EQU 115			0216 0028		CH38	DATA	>006F	* -CH21 *	
0161 0162	0074 H56 0075 H57	EQU 116 EQU 117			0217 0029		CH39 CH40	DATA	>FFA6 >0049	* -CH20 * * -CH19 *	
0163	0076 H58	EQU 118			0218 002A 0219 002B		CH40	DATA DATA	>FFC2	* -CH19 *	
0164	0077 H59	EQU 119			0220 002C		CH42	DATA	>0034	* -CH17 *	
0165	*	nou 100			0221 002D		CH43	DATA	>FFD3	* -CH16 *	
0166 0167	0078 MODE 0079 CLOCK	EQU 120 EQU 121			0222 002E		CH44	DATA DATA	>0027 >FFDD	* -CH15 * * -CH14 *	
0168	0079 CLOCK	EQU 121			0223 002F 0224 0030		CH45 CH46	DATA	>001E	* -CH14 *	
0169	007B ONE	EQU 123			0225 0031		CH47	DATA	>FFE4	* -CH12 *	
0170	. *	1000 0			0226 0032		CH48	DATA	>0018	* -CH11 *	
0171 000	U	AORG 0			0227 0033	FFE9	CH49	DATA	>FFE9	* -CH10 *	

```
Implementation of FIR/IIR Filters with the TMS32010/TMS32020
```

```
20:43:03 08-29-85
                                                                                     FIRDIF
                                                                                                 32010 FAMILY MACRO ASSEMBLER PC2.1 84.107
· FIRDIF
             32010 FAMILY MACRO ASSEMBLER PC2.1 84.107
                                                                                                                                                 20:43:03 08-29-85
                                                                   PAGE 0005
                                                                                                                                                       PAGE 0006
                                         * -CH9 *
                                                                                      0281
  0228 0034 0014
                         DATA
                                 >0014
                  CH50
  0229 0035 FFED
                  CH51
                          DATA
                                 >FFED
                                         * -CH8 *
                                                                                      0282 005E 4A7A
                                                                                                             OUT YN, PA2
                                                                                                                             * OUTPUT THE FILTER RESPONSE y(n) *
  0230 0036 0011
                                 >0011
                                          * -CH7 *
                                                                                      0283
                  CH52
                          DATA
                                         * -CH6 *
                                                                                      0284 005F F900
  0231 0037 FFEF
                          DATA
                                 >FFEF
                                                                                                             B WAIT
                                                                                                                             * GO GET THE NEXT POINT *
  0232 0038 000F
                  CH54
                          DATA
                                 >000F
                                          * -CH5 *
                                                                                           0060 004E
  0233 0039 FFF0
                  CH55
                          DATA
                                  >FFF0
                                          * -CH4 *
                                                                                      0285
                                         * -CH3 *
                                                                                     0286
  0234 003A 0010
                  CH56
                          DATA
                                 >0010
                                                                                                             END
  0235 003B FFEA
                  CH57
                          DATA
                                 >FFEA
                                          * -CH2 *
                                                                                     NO ERRORS, NO WARNINGS
                                          * -CH1 *
  0236 003C 003D
                  CH58
                          DATA
                                 >003D
                                 >FFCF
                                         * -CH0 *
  0237 003D FFCF
                  CH59
                          DATA
  0238
  0239 003E 000A
                  MD
                          DATA
                                 >000A
                          DATA
                                 499
                                          * SAMPLING RATE OF 10 KHZ *
  0240 003F 01F3
                  SMP
  0241
                  START
                         LDPK 0
  0242 0040 6E00
  0243
  0244 0041 7E01
                          LACK 1
  0245 0042 507B
                          SACL ONE
                                          * CONTENT OF ONE IS 1 *
  0246
  0247 0043 7079
                          LARK ARO, CLOCK * THIS SECTION OF CODE LOADS *
                          LARK AR1,60
                                          * THE FILTER COEFFICIENTS AND *
  0248 0044 713C
                                          * OTHER VALUES FROM PROGRAM *
  0249 0045 7E3F
                          LACK SMP
  0250 0046 6880
                          LARP ARO
                                          * MEMORY TO DATA MEMORY
                          TBLR *-, AR1
  0251 0047 6791
                          SUB ONE
  0252 0048 107B
  0253 0049 F400
                          BANZ LOAD
       004A 0046
  0254
  0255 004B 4878
                          OUT MODE, PAG
                                          * INITIALIZATION OF ANALOG *
                                          * INTERFACE BOARD
  0256 004C 4979
                          OUT CLOCK, PA1
  0257
  0258 004D 6880
                          LARP ARO
                                          * SET ARP TO ARO *
  0259
  0260 004E F600
                          BIOZ NXTPT
                                          * BIO PIN GOES LOW WHEN A *
       004F 0052
                                          * NEW SAMPLE IS AVAILABLE *
  0261 0050 F900
                          B WAIT
       0051 004E
  0262
                                          * BRING IN THE NEW SAMPLE XN *
  0263 0052 4200 NXTPT IN XN.PA2
  0264
                          LARK ARO XNM59 * ARO POINTS TO THE INPUT SEQUENCE *
  0265 0053 703B
                                         * ARI POINTS TO THE IMPULSE RESPONSE *
  0266 0054 7177
                          LARK AR1, H59
  0267
  0268 0055 7F89
                          ZAC
  0269
                          LT *- ARI
  0270 0056 6A91
  0271 0057 6D90
                          MPY *-, ARO
  0272
  0273 0058 6B81 LOOP
                          LTD *,AR1
                          MPY *-,ARO
  0274 0059 6D90
  0275
  0276 005A F400
                          BANZ LOOP
       005B 0058
  0277
                                          * ACCUMULATE LAST MULTIPLY *
  0278 005C 7F8F
                          APAC
  0279
  0280 005D 597A
                          SACH YN.1
```

## APPENDIX C FOURTH-ORDER LOWPASS IIR FILTERS



IIR4DIR

0001

0002

32010 FAMILY MACRO ASSEMBLER PC2.1 84.107

\*\*\*\*\*\*\*\*\*\*\*

20:44:36 08-29-85

PAGE 0001

IIR4DIR

0058

32010 FAMILY MACRO ASSEMBLER PC2.1 84.107

20:44:36 08-29-85

PAGE 0002

IIR4DI	R	32010	FAMILY	MAG	CRO	ASSEMBLE	ER	PC2.1	84.	107	20:44:36 PAG	08-29-85 E 0004
0168	0036	6D0B		MPY	В2							
0169		,	*									
0170	0037	6B01		LTD	DN	41						
0171	0038	6D0A		MPY	В1							
0172			*									
0173	0039	6B00		LTD	DN							
0174	003A	6D09		MPY	В0							
0175			*									
0176	003B	7F8F		APAG	2							
0177			*									
0178	003C	5910		SACE	4Y 1	N - 1	*	FINISH	ED F	LTER 4		
0179									,-			
0180	003D	4A10		OUT	YN,	PA2	*	OUTPUT	THE	FILTER	RESPONSE	y(n) *
0181		1	*									• • •
0182	003E	F900		B W	TIA		*	GO GET	THE	NEXT E	* TRIOS	
	003F	0020										
0183			*									
0184				END								
NO ERR	ors,	NO WAR	NINGS									

IIR4CAS

32010 FAMILY MACRO ASSEMBLER PC2.1 84.107

\*\*\*\*\*\*\*\*\*\*\*\*\*\*

20:43:59 08-29-85

PAGE 0001

IIR4CAS

0058

0003 DlN

32010 FAMILY MACRO ASSEMBLER

PC2.1 84.107

20:43:59 08-29-85

PAGE 0002

IIR4PAR	32010 PAMILY MACRO ASSEMBLER PC2.1 84.107 20:45:18 08-29-85 PAGE 0001	IIR4PAR	3201	0 FAMIL	Y MACRO ASSEMBLER	PC2.1 84.107	20:45:18 08-29-85 PAGE 0002
0001	***********	0058		*	1	1	1
0002	*	0059		*	28   5.6	1 28	18
0003	* FOURTH-ORDER IIR	0060		*	1	1	j
0004 0005	* ELLIPTIC LOWPASS FILTER	0061		*			
0006	* PARALLEL STRUCTURE	0062 0063		. /0	XCLUDING I/O AND	THITTAL LOATION)	
0007	*	0064		* ("	ACEODING 170 AND	10111101101111001,	
8000	* FILTER CHARACTERISTICS	0065		*****	*******	***********	*************
0009	*	0066		*			
0010 0011	* SAMPLING FREQUENCY = 10 KHZ	0067		*			
0011	BAND 1 BAND 2	0068	0000	224	IDT 'IIR4PAR'		
0013	*	0069 0070	0000	D2NM1	EQU 0		
0014	* LOWER BAND EDGE 0.00000 2.75000	0071	0002	D2NM2			
0015	* UPPER BAND EDGE 2.50000 5.00000	0072	0003	DIN	EQU 3		
0016	* NOMINAL GAIN 1.00000 0.00000	0073	0004	DINMI	EQU 4		
0017	* NOMINAL RIPPLE 0.06000 0.06000	0074	0005	D1NM2	EQU 5		
0018 0019	* MAXIMUM RIPPLE 0.05617 0.05514 * RIPPLE IN DB 0.47469 -25.17089	0075		*			
0019	* *************************************	0076 0077	0006 0007		EQU 6 EQU 7		
0021	*	0077	0007	*	EQU /		
0022	* FILTER STRUCTURE	0079	0008		EOU 8		
0023	•	0080	0009		EQU 9		
0024	* C	0081		*	-		
0025	*	0082	A000		EQU 10		
0026	*	0083	000B		EQU 11		
0027 0028	*	0084		*	nou 12		
0028	* 0>0>0	0085 0086	000C		EQU 12 EQU 13		
0030	* x(n)	0087	0000	*	20 13		
0031	* a v z g 11   11	0088	000E	С	EQU 14		
0032	*     11   11	0089		*	-		
0033	•   0(0	0090		MODE	EQU 15		
0034	*     -1	0091			EQU 16		
0035 0036	*   ^ a v z   * v   21   ^	0092	0011		EQU 17		
0037	*   21	0093 0094	0012 0013		EQU 18 EQU 19		
0038	*	0095	0013		EQU 20		
0039	* i	0096	0014	*			
0040	* g p (n)	0097 000	0		AORG 0		
0041	*   02 2	0098		*			
0042 0043	* +>	0099 000			B START		
0043	*	0100					
0045	*   12   12	0100		* COEE	FICIENTS ARE INIT	TALLY +	
0046	* 0(0	0101			RED IN PROGRAM MEN		
0047	* 1 1-1	0103		*			
0048	* ^ a v z	0104		*			
0049	*   22	0105 000			DATA >C750	* -0.4428446 *	
0050	* 0	0106 000	3 5F2C	CG11	DATA >5F2C	* 0.7435591 *	
0051 0052	*	0107		*	D1m1 > 20.4D	* 0.447687 *	
0053	***************************************	0108 000 0109 000	14 394D	CA11 CA21	DATA >394D DATA >D889	* 0.447687 *	
0054	*	0110	, D009	*	DUIW \D003	. V.300310 *	
0055	* CYCLES   EXECUTION TIME   PROGRAM MEMORY   DATA MEMORY	0111 000	6 F721	CG02	DATA >F721	* -0.0693031 *	
0056	*   (MICROSECONDS)   (WORDS)   (WORDS)	0112 000			DATA >EFAE	* -0.1274959 *	
0057	*	0113		*			

IIR4PAR 32010 FAMI	LY MACRO ASSEMBLE	R PC2.1 84.107 20:45:18 08-29-85 PAGE 0003	IIR4PAR 32010 FAMII	Y MACRO ASSEMBLER	PC2.1 84.107 20:45:18 08-29-85 PAGE 0004
0114 0008 FEF7 CA12	DATA >FEF7	* -0.008080 *	0168 0030 6D06	MPY G01	
0115 0009 90EE CA22 0116 *	DATA >90EE	* -0.867723 *	0169 * 0170 0031 7F8F	APAC	
0117 000A 5988 CC	DATA >5988	* 0.699476 *	0171 *		
0118 * 0119 000B 000A MD	DATA >000A		0172 0032 5914 0173 *	SACH P1,1	* FINISHED FIRST PARALLEL SECTION *
0120 000C 01F3 SMP 0121 *	DATA >01F3	* SAMPLING RATE OF 10 KHZ *	0174 0033 2F12 0175 *	LAC XN,15	* START SECOND PARALLEL SECTION *
0122 000D 6E00 START	LDPK 0		0176 0034 6A02	LT D2NM2	
0123 * 0124 000E 7E01	LACK 1		0177 0035 6D0D 0178 *	MPY A22	* d (n-2) * a * 2 22
0125 000F 5013	SACL ONE	* CONTENT OF ONE IS 1 *	0179 0036 6B01	LTD D2NM1	
0126 * 0127 0010 7010	LARK ARO.CLOCK	* THIS SECTION OF CODE LOADS *	0180 0037 6D0C 0181 *	MPY A12	
0128 0011 710A	LARK AR1,10	* THE FILTER COEFFICIENTS AND *	0182 0038 7F8F	APAC	
0129 0012 7E0C 0130 0013 6880 LOAD	LACK SMP LARP ARO	* OTHER VALUES FROM PROGRAM * * MEMORY TO DATA MEMORY *	0183 * 0184 0039 5900	SACH D2N,1	
0131 0014 6791	TBLR *-,AR1		0185 *	•	
0132 0015 1013 0133 0016 F400	SUB ONE BANZ LOAD		0186 003A 2F14 0187 *	LAC P1,15	
0017 0013			0188 003B 6D0B	MPY G12	
0135 0018 7F89	ZAC	* THIS SECTION SETS THE *	0189 * 0190 003C 6B00	LTD D2N	
0136 0019 5000 0137 001A 5001	SACL D2N SACL D2NM1	* INITIAL STATE OF THE *  * FILTER TO ZERO *	0191 003D 6D0A 0192 *	MPY G02	
0138 001B 5002	SACL D2NM2	1131311 10 33110	0193 003E 6C0E	LTA C	
0139 001C 5003 0140 001D 5004	SACL DIN SACL DINMI		0194 003F 6D12 0195 *	MPY XN	
0141 001E 5005	SACL DINM2		0196 0040 7F8F	APAC	
0142 * 0143 001F 480F	OUT MODE, PAO	* INITIALIZATION OF ANALOG *	0197 * 0198 0041 5911	SACH YN,1	* FINISHED SECOND PARALLEL SECTION *
0144 0020 4910	OUT CLOCK, PA1	* INTERFACE BOARD *	0199 *		* AND FINISHED FILTER *
0145 * 0146 0021 F600 WAIT	BIOZ NXTPT	* BIO PIN GOES LOW WHEN A *	0200 * 0201 0042 4A11	OUT YN, PA2	OUTPUT THE FILTER RESPONSE y(n) *
0022 0025 0147 0023 F900	B WAIT	* NEW SAMPLE IS AVAILABLE *	0202 * 0203 0043 F900	B WAIT	* GO GET THE NEXT POINT *
0024 0021	D WALL	NOW SAME ED 15 AVAILABLE	0044 0021	D WALL	GO GET THE MENT TOTAL
0148 * 0149 0025 4212 NXTPT	IN XN,PA2	* BRING IN THE NEW SAMPLE XN *	0204 * 0205	END	
0150 *			NO ERRORS, NO WARNINGS		
0151 0026 2F12 0152 **	LAC XN,15	* START FIRST PARALLEL SECTION *			
0153 0027 6A05 0154 0028 6D09	LT D1NM2 MPY A21	* d (n-2) * a *			
0155 *		1 21			
0156 0029 6B04 0157 002A 6D08	LTD D1NM1 MPY A11				
0158 *					
0159 002B 7F8F 0160 *	APAC				
0161 002C 5903 0162 *	SACH DIN,1				
0163 002D 7F89	ZAC				
0164 * 0165 002E 6D07	MPY G11				
0166 * 0167 002F 6B03	LTD D1N				

# 4. Implementation of Fast Fourier Transform Algorithms with the TMS32020

Panos Papamichalis
Digital Signal Processing - Semiconductor Group
Texas Instruments

John So Atlanta Regional Technology Center Texas Instruments

#### INTRODUCTION

The Fourier transform converts information from the time domain into the frequency domain. It is an important analytical tool in such diverse fields as acoustics, optics, seismology, telecommunications, speech, signal processing, and image processing. In discrete-time systems, the Discrete Fourier Transform (DFT) is the counterpart of the continuous-time Fourier transform. Since the DFT is computation-intensive, it had relatively few applications, even with modern computers. The Fast Fourier Transform (FFT) is the generic name for a class of computationally efficient algorithms that implement the DFT and are widely used in the field of Digital Signal Processing (DSP).

Recent advances in VLSI hardware, such as the Texas Instruments TMS320 family of digital signal processors, have further enhanced the popularity of the FFT. This application report describes the implementation of FFT algorithms using the TMS32020 processor, which has features particularly suited to digital signal processing. This report begins with a discussion of the development of the DFT algorithm, leading to the derivation of the FFT algorithm. Special attention is given to various FFT implementation aspects. such as scaling. Although this report refers to radix-2 and radix-4 FFT only, the implementation techniques described are applicable to all FFT algorithms in general. 1-3 Specific examples of FFT implementations on the TMS32010 processor are contained in the book by Burrus and Parks.4 To expedite TMS32020 FFT code development, two macro libraries are included in the appendices for both the direct and indirect memory addressing modes. TMS32020 source code examples are also given for a 256-point (both radix-2 and radix-4) and a 1024-point complex FFT, along with some system memory considerations for implementing large FFTs. The FFT source code can be found in Appendices A through G.

#### DEVELOPMENT OF THE DFT ALGORITHM

The Discrete Fourier Transform (DFT) is the discretetime version of the continuous-time Fourier transform. The continuous-time Fourier transform or frequency spectrum of an analog signal x(t) is

$$X(w) = \int_{-\infty}^{\infty} x(t)e^{-jwt}dt$$
 (1)

where, in general, both x(t) and X(w) are complex functions of the continuous-time variable t and the frequency variable w, respectively. The continuous-time signal x(t) is converted to a discrete-time signal x(t) by sampling it every T seconds. When there is no ambiguity, the sampling period

T notation is dropped and the discrete signal is represented by x(n). The Fourier transform of the discrete signal is given by

$$X(w) = \sum_{n=-\infty}^{\infty} x(n)e^{-jwn}$$
 (2)

where w represents normalized frequency and takes on values between 0 and  $2\pi$ . X(w) is periodic with period  $2\pi$  and, as a result, it is sufficient to consider its values only between 0 and  $2\pi$ . The periodicity of X(w) is a direct result of the sampled nature of x(n). In general, sampling in the time domain is associated with periodicity in the frequency domain and, conversely, sampling in the frequency domain is associated with periodicity in the time domain. This property is a basic result in Fourier theory, and forms the foundation of the DFT.

Assume that a signal x(n) consists of N samples. Since no restriction is imposed on what happens outside the interval of N points, it is convenient to assume that the signal is periodically repeated. Under this assumption, and because of the above correspondence of sampling and periodicity, the Fourier transform becomes discrete with the distance between successive samples equal to the fundamental frequency of the signal in the time domain. This distance is  $2\pi/N$  in normalized frequency units. The result is the DFT, given by

$$X(k) = \sum_{n=0}^{N-1} x(n) \ W_N^{nk} \qquad k = 0, 1, ..., N-1$$
 (3)

where  $W_N=e^{-j2\pi/N}$ , and  $W_N$  is known as the phase or twiddle factor. Equation (3) is generally referred to as an N-point DFT. Because the number of complex multiplications and additions required is approximately  $N^2$  for large N, the total number of arithmetic operations required for a given N increases rapidly with the value of N. In fact, the excessively large amount of computations required to compute the DFT directly when N is large has directly prompted alternative methods for computing the DFT efficiently. Most of these methods make use of the inherent symmetry and periodicity of the above twiddle factor, as shown in Figure 1 for the case where N=8.

Figure 1 shows that the following symmetry and periodicity relationships are true:

Symmetry Property: 
$$W_N^k = -W_N^{k+(N/2)}$$
 (4)

Periodicity Property: 
$$W_N^k = W_N^{N+k}$$
 (5)




Figure 1. Symmetry and Periodicity of the Twiddle Factor for N=8

In the next section, these relationships are utilized in the derivation of the radix-2 FFT algorithm.

#### DERIVATION OF THE FFT ALGORITHM

A more efficient method of computing the DFT that significantly reduces the number of required arithmetic operations is the so-called decimation-in-time (DIT) FFT algorithm.<sup>2</sup> With the FFT, N is a factorable number that allows the overall N-point DFT to be decomposed into successively smaller and smaller transforms. The size of the smallest transform thus derived is known as the radix of the FFT algorithm. Thus, for a radix-2 FFT algorithm, the smallest transform or "butterfly" (basic computational unit) used is the 2-point DFT. Generally, for an N-point FFT,

there are N resultant frequency samples corresponding to N time samples of the input signal x(n). For a radix-2 FFT, N is a power of 2.

The number of arithmetic operations can be reduced initially by decomposing the N-point DFT into two N/2-point DFTs. This means that the input time sequence x(n) is decomposed into two N/2-point subsequences (hence the name, decimation-in-time), which consist of its even-numbered and odd-numbered samples with time indices expressed mathematically as 2n and 2n+1, respectively. Substituting these time indices into the original DFT equation gives

$$\begin{split} X(k) &= \sum_{n=0}^{N/2-1} x(2n) \; W_N^{2nk} + \sum_{n=0}^{N/2-1} x(2n+1) \; W_N^{(2n+1)k} \\ &= \sum_{n=0}^{N/2-1} x(2n) \; W_N^{2nk} + W_N^k \sum_{n=0}^{N/2-1} x(2n+1) \; W_N^{2nk} \end{split}$$

Since

$$W_N^2 = [e^{-j(2\pi/N)}]^2 = [e^{-j\pi/(N/2)}]^2 = W_{N/2}$$

equation (6) can be written as

$$\begin{split} X(k) &= \sum_{n=0}^{N/2-1} x(2n) \ W_{N/2}^{nk} \\ &+ \ W_N^k \sum_{n=0}^{N/2-1} x(2n+1) \ W_{N/2}^{nk} \\ &= \ Y(k) + \ W_N^k \ Z(k) \\ \end{split} \tag{7}$$

where Y(k) is the first summation term and Z(k) is the second summation term.

Y(k) and Z(k) are further seen to be the N/2-point DFTs of the even-numbered and odd-numbered time samples, respectively. In this case, the number of complex multiplications and additions is approximately  $N+2(N/2)^2$  because, according to (7), the N-point DFT is split in two N/2-point DFTs, which are then combined by N complex multiplications and additions. Thus, by splitting the original N-point DFT into two N/2-point DFTs, the total number of arithmetic operations has been reduced. This reduction is illustrated in Figure 2.

Implicit in the above derivation is the periodicity of X(k), Y(k), and Z(k). X(k) is periodic in k with a period

N, while Y(k) and Z(k) are both periodic in k with a period N/2. Consequently, despite the fact that the index k ranges over N values from 0 to N-1 for X(k), both Y(k) and Z(k) must be computed for k between 0 and (N/2)-1 only. The periodicity of Y(k) and Z(k) is also assumed in Figure 2.

Although (7) can be used to evaluate X(k) for  $0 \le k \le N-1$ , further reduction in the amount of computation is possible when the symmetry property (4) and periodicity (5) of the twiddle factor are utilized to compute X(k) separately over the following ranges:

1st Half of Frequency Spectrum:  $0 \le k \le (N/2)-1$ 

2nd Half of Frequency Spectrum:  $(N/2) \le k \le (N-1)$ 




Figure 2. First DIT Decomposition of an N-Point DFT

Equation (7), for  $N/2 \le k \le N-1$ , can be rewritten as

equation (8) can be rewritten as

$$X(k+N/2) = \sum_{n=0}^{N/2-1} x(2n) W_{N/2}^{n(k+N/2)}$$

$$+ W_{N}^{k+N/2} \sum_{n=0}^{N/2-1} x(2n+1) W_{N/2}^{n(k+N/2)}$$
where  $0 \le k \le (N/2)-1$  (8)

Since

$$W_{N/2}^{n(k+N/2)} = W_{N/2}^{n(N/2)} \ W_{N/2}^{nk} \ = \ e^{-j2\pi n} \ W_{N/2}^{nk} \ = \ W_{N/2}^{nk}$$

and

$$W_N^{k+N/2} \; = \; W_N^k \; \, e^{-j\pi} \; = \; -W_N^k$$

$$\begin{split} X(k+N/2) &= \sum_{n=0}^{N/2-1} \ x(2n) \ W_{N/2}^{nk} \\ &- W_N^k \sum_{n=0}^{N/2-1} \ x(2n+1) \ W_{N/2}^{nk} \\ &= Y(k) - W_N^k \ Z(k) \quad k = 0,1,...,(N/2)-1 \end{split}$$

Therefore, (7) can be used to compute the first half of the frequency spectrum X(k) for the index range  $0 \le k \le (N/2)-1$ , while equation (9) can be used to compute the second half of the frequency spectrum X(k+N/2).

Figure 3 depicts the situation when the symmetry property of the twiddle factor is used to compute X(k). The above decimation process and symmetry exploitation can reduce the DFT computation tremendously. By further decimating the odd-numbered and even-numbered time samples in a similar fashion, four N/4-point DFTs can be obtained, resulting in a further reduction in the DFT computation. Consequently, to arrive at the final radix-2 DIT FFT algorithm, this decimation process is repetitively carried out until eventually the N-point DFT can be evaluated as a collection of 2-point DFTs or butterflies.




Figure 3. Decomposition of a DFT Using the Symmetry Property

### RADIX-2 DECIMATION-IN-TIME (DIT) FFT BUTTERFLY

In the radix-2 DIT FFT algorithm, the time decimation process passes through a total of M stages where N=2M with N/2 2-point FFTs or butterflies per stage, giving a total of (N/2)log<sub>2</sub>N butterflies per N-point FFT.

For the case of an 8-point DFT implemented using the radix-2 DIT FFT algorithm discussed in the previous pages, the input samples are processed through three stages. Four butterflies are required per stage, giving a total of twelve butterflies in the radix-2 implementation. Each butterfly is a 2-point DFT of the form depicted in Figure 4. P and Q are the inputs to the radix-2 DIT FFT butterfly. In general, the inputs to each butterfly are complex as is also the twiddle factor.




Figure 4. A Radix-2 DIT FFT Butterfly Flowgraph

As shown in Figure 4, the outputs P' and Q' of the radix-2 butterfly are given by

$$P' = P + Q W_N^k$$
 
$$Q' = P - Q W_N^k$$
 (10)

While Figure 4 actually uses signal flowgraph nomenclature, another commonly used symbol for a radix-2 butterfly is shown in Figure 5.




Figure 5. A Simplified Radix-2, DIT FFT Butterfly Symbol

For an explanation of the various notational conventions in use, the reader is referred to reference [3]. Both the flowgraph nomenclature and the butterfly symbol are used interchangeably in this report.

#### Implementation of the FFT Butterfly with Scaling

In the computation of the FFT, scaling of the intermediate results becomes necessary to prevent overflows. The TMS32020 processor has features optimized for digital signal processing and a number of on-chip shifters for scaling. In particular, the input scaling shifter, the 32-bit double-precision ALU and accumulator, and its output shifters are used extensively for scaling.

To see why scaling is necessary, observe that from the general equation of an N-point DFT (3), application of Parseval's theorem gives

$$\sum_{n=0}^{N-1} x^2(n) = \frac{1}{N} \sum_{k=0}^{N-1} |X(k)|^2$$
 (11)

O

$$N \left[ \frac{1}{N} \sum_{n=0}^{N-1} x^{2} (n) \right] = \left[ \frac{1}{N} \sum_{k=0}^{N-1} |X(k)|^{2} \right]$$
 (12)

i.e., the mean-squared value of X(k) is N times that of input x(n). Consequently, in computing the DFT of the input sequence x(n), overflows may occur when fixed-point arithmetic is employed without appropriate scaling. To see how overflows can actually occur in FFT computations, consider the general radix-2 butterfly in the mth stage of an N-point DIT FFT as shown in Figure 6.




Figure 6. Signal Flowgraph of a Butterfly at the mth Stage

From Figure 6, the final form of the FFT can be written as

$$Pm+1 = Pm + W_N^k Qm$$

$$Qm+1 = Pm - W_N^k Qm$$
(13)

where Pm and Qm are the inputs, and Pm+1 and Qm+1 are the outputs of the mth stage of the N-point FFT, respectively. In general, Pm, Qm, Pm+1, and Qm+1 are complex as is the twiddle factor. The twiddle factor can be expressed as

$$W_N^k = e^{-j(2\pi/N)k} = \cos(X) - j \sin(X)$$
 (14)

where  $X = (2\pi/N)k$  and  $j = \sqrt{-1}$ .

The inputs Pm and Qm can be expressed in terms of their real and imaginary parts by

$$Pm = PR + j PI$$

$$Qm = QR + j QI$$
(15)

By substituting the values from (13) and (14), equation (12) becomes

$$\begin{split} Pm + 1 &= PR + j \ PI + (QR \cos(X) + QI \sin(X) \\ &+ j \ (QI \cos(X) - QR \sin(X)) \\ &= (PR + QR \cos(X) + QI \sin(X)) \\ &+ j \ (PI + QI \cos(X) - QR \sin(X)) \end{split} \tag{16}$$

$$\begin{aligned} Qm + 1 &= PR + j \ PI - (QR \cos(X) + QI \sin(X)) \\ &- j \ (QI \cos(X) - QR \sin(X)) \\ &= (PR - QR \cos(X) + QI \sin(X)) \\ &+ j \ (PI - QI \cos(X) - QR \sin(X)) \end{aligned}$$

Although the inputs of each butterfly stage have real and imaginary parts with magnitudes less than one, the real and imaginary parts of the outputs from (15) can have a maximum magnitude of

$$1 + 1 \sin(45) + 1 \cos(45) = 2.414213562$$

To avoid the possibility of overflow, each stage of the FFT is scaled down by a factor of 2. In this way, if an FFT consists of M stages, the output is scaled down by 2M = N, where N is the length of the FFT. Even with scaling, overflow is possible because of the maximum magnitude value for complex input data. This possibility is avoided by scaling down the input signal by a factor of 1.207106781, and then scaling up the output of the last FFT stage by the same factor. This additional scaling is not implemented in the code of the appendices, because the input

signal is assumed real (i.e., the imaginary part is zero), and the above maximum value cannot be attained. The maximum value for a real input is 2.

Using (15), the TMS32020 butterfly code is given in Figure 7. It is assumed that all input and output data values are in Q15 format; i.e., they are expressed in two's-complement fractional arithmetic with the binary point immediately to the right of the sign bit (15 bits after the binary point). This code incorporates one stage of scaling (i.e., scaling by two) for the implementation of the general radix-2 DIT FFT butterfly with the 16-bit sine and cosine values of the twiddle factor also stored in Q15 format. Note that in performing fractional multiplications, the product of two 16-bit Q15 fractions is a 32-bit double-precision fraction in Q30 format with two sign bits. This result is illustrated in Figure 8, where S stands for sign bit.

The code for a general radix-2 DIT FFT is given in Figure 7. In the comment section, ACC, P-REGISTER, and T-REGISTER represent the on-chip 32-bit accumulator, 32-bit product register, and 16-bit temporary register of the TMS32020 processor, respectively. For more information about the TMS32020 processor and its architecture, see the TMS32020 User's Guide. 5

The first block in the butterfly code of Figure 7 (starting with the label INIT) is for general system initialization. The second block of code (starting with the label BTRFLY) takes advantage of the double sign bits to provide a "free" divideby-2 scaling in calculating the term (1/2)(QR COS(X) + QI SIN(X)), which is the scaled real part of the product of the twiddle factor and Qm. In addition, since the current contents of memory location QR are no longer required for subsequent calculations, QR is also used as a temporary storage for this term

The third block of code calculates the term (1/2) (QI COS(X) – QR SIN(X)), which is the scaled imaginary part of the product of the twiddle factor and Qm. By completing this calculation, QI is also freed as a temporary storage for this term.

The fourth block of code calculates the real parts of Pm+1 and Qm+1 and provides the divide-by-2-per-stage scaling function to avoid signal overflows. To perform this function, the input binary scaling shifter of the TMS32020 is used.

```
************************
* TMS32020 CODE FOR A GENERAL RADIX-2 DIT FFT BUTTERFLY
****************
 EQUATES FOR THE REAL AND IMAGINARY PARTS OF Xm(P) AND Xm(Q).
* THE LOCATIONS PR, PI, QR, AND QI ARE USED BOTH FOR THE INPUT
* AND THE OUTPUT DATA.
PR
      EOU
                       Re(Pm) STORED IN LOCATION O IN DATA MEMORY
              0
PΙ
      EQU
              1
                       Im(Pm) STORED IN LOCATION 1 IN DATA MEMORY
              2
OR
      EOU
                       Re(Om) STORED IN LOCATION 2 IN DATA MEMORY
QI
      EQU
              3
                       Im(Qm) STORED IN LOCATION 3 IN DATA MEMORY
* EQUATES FOR THE REAL AND IMAGINARY PARTS OF THE TWIDDLE FACTOR.
      EOU
                       COS(X) STORED IN LOCATION 4 IN DATA MEMORY
COSX
              4
      EQU
              5
                       SIN(X) STORED IN LOCATION 5 IN DATA MEMORY
SINX
* INITIALIZE SYSTEM.
      AORG
             >20
       SPM
                       NO SHIFT AT OUTPUTS OF P-REGISTER
INIT
              0
       SSXM
                       SELECT SIGN-EXTENSION MODE
      ROVM
                       RESET OVERFLOW MODE
      LDPK
                       CHOOSE DATA PAGE 4
              4
 CALCULATE (QR COS(X) + QI SIN(X)); STORE RESULT IN QR.
BTRFLY LT
              QR
                       LOAD T-REGISTER WITH QR
      MPY
              COSX
                       P-REGISTER = (1/2) QR COSX
                       ACC= (1/2) QR COSX; LOAD T-REGISTER WITH QI
      LTP
              OI
      MPY
              SINX
                       P-REGISTER = (1/2) QI SINX
      APAC
                       ACC = (1/2)(QR COSX + QI SINX)
      MPY
              COSX
                       P-REGISTER = (1/2) QI COSX
                       LOAD T-REGISTER WITH OR
      LT
              OR
       SACH
              OR
                       QR = (1/2)(QR COSX+QI SINX)
 CALCULATE (OI COS(X) - OR SIN(X)); STORE RESULT IN OI.
       PAC
                       ACC= (1/2) QI COSX
      MPY
              SINX
                       P-REGISTER = (1/2) QR SINX
       SPAC
                       ACC= (1/2)(QI COSX - QR SINX)
                       QI = (1/2)(QI COSX - QR SINX)
       SACH
              OI
  CALCULATE Re(Pm+1) AND Re(Om+1): STORE RESULTS IN PR AND OR.
       LAC
              PR, 14
                       ACC = (1/4)PR
       ADD
              QR, 15
                       ACC = (1/4)(PR + QR COSX + QI SINX)
       SACH
              PR,1
                       PR = (1/2)(PR + QR COSX + QI SINX)
       SUBH
              OR
                       ACC = (1/4)(PR - QR COSX + QI SINX)
                       QR = (1/2)(PR - QR COSX + QI SINX)
       SACH
              QR,1
```

Figure 7. TMS32020 code for a General Radix-2 DIT FFT Butterfly

```
CALCULATE Im[Pm+1] AND Im[Qm+1]; STORE RESULTS IN PI AND QI.
     LAC
            PI,14
                      ACC=(1/4)PI
     ADD
            QI,15
                       ACC = (1/4)(PI + QI COSX - QR SINX)
     SACH
            PI,1
                       PI = (1/2)(PI + QI COSX - QR SINX)
     SUBH
            QI
                       ACC = (1/4)(PI - QI COSX - QR SINX)
                       QI = (1/2)(PI - QI COSX - QR SINX)
     SACH
            OI.1
```

Figure 7. TMS32020 Code for a General Radix-2 DIT FFT Butterfly (concluded)




Figure 8. Multiplication of Two Q15 Numbers

Initially, the contents of PR are scaled down by a factor of 4 (equivalent to a 14-bit left-shift). Note that the shift or scaling function is being performed while the contents of PR are being loaded into the 32-bit accumulator. Since the TMS32020 has a 32-bit double-length accumulator, no accuracy is lost in this binary scaling process. To generate the final result of Re(Pm + 1), the contents of QR must be added to the contents of the accumulator with a 1-bit rightshift (equivalent to a 15-bit left-shift). This means adding (1/4)(OR COS(X) + OI SIN(X)) to (1/4)PR, which is the current value held in the accumulator. The upper-half of the accumulator is then stored in PR with a 1-bit left-shift to yield the term (1/2)(PR + QR COS(X) + QI SIN(X)), which is precisely Re(Pm + 1) scaled down by 2. This shift or scaling function is being performed while the contents of the upper half of the accumulator are loaded into PR. At this point, the accumulator still has a value equal to (1/4)(PR + QR COS(X) + OI SIN(X)). Hence, to obtain the final result of Re(Qm + 1), the unscaled contents of QR must be subtracted from the accumulator. The upper-half of the accumulator is again stored in QR with a 1-bit left-shift to yield the term (1/2)(PR + QR COS(X) + QI SIN(X)), which is precisely Re(Qm+1) scaled down by 2.

In a similar fashion, the fifth block of code calculates the imaginary parts of Pm+1 and Qm+1. Note that all the scaling functions performed so far have come "free" with the architecture of the TMS32020.5

In summary, the data values are scaled down by rightshifting the 16-bit words as they are loaded into the 32-bit accumulator. In this way, full precision is still maintained in all calculations. The right-shifts are implemented by a corresponding number of left-shifts into the upper half of the accumulator. On the other hand, if the accumulator had been single precision or 16 bits wide, all scaling operations would have resulted in a loss of accuracy.

#### **In-Place FFT Computations**

In the butterfly implementation, the set of input registers in data memory (PR, PI, QR, and QI) for the two complex inputs Pm and Qm are used for holding the two complex outputs Pm +1 and Qm +1, respectively. When the same set of input registers is used as output registers for holding the FFT results, the FFT computation is said to be performed in-place. Therefore, FFTs implemented on the TMS32020 using the general butterfly routine are performed in-place.

As a general rule, an in-place FFT computation means that a total of 2N memory locations are required for an N-point FFT since the inputs to the FFT can be complex. On the other hand, a total of up to 4N memory locations is required for not-in-place computations.

Another attractive feature of the butterfly routine is that temporary or scratch-pad registers are not needed for intermediate results or calculations. Where coefficient quantization and other finite wordlength effects are not critical, 13-bit sine and cosine values can be used instead of 16-bit values addressed by the MPY instruction. In this way, the registers COSX and SINX for the twiddle factors can be dispensed with altogether. For this purpose, the MPYK instruction, which has a 13-bit signed constant embedded in its opcode, can be employed instead of the MPY instruction in the butterfly code. In Appendix A, two FFT macros (NORM1 and NORM2) illustrate the use of the MPY and MPYK instructions, respectively. Appendices A and B contain macro libraries that perform the same tasks, but in Appendix A they use direct addressing while ir Appendix B they use indirect addressing.

#### Bit-Reversal/Data Scrambling


As shown in Figure 9, the input time samples x(n) are not in order, i.e., they are scrambled. Such data scrambling or bit reversal is a direct result of the radix-2 FFT derivation. On closer inspection, it is seen that the index of each input sample is actually bit-reversed, as shown in Table 1.

Therefore, the input data sequence must be

prescrambled prior to executing the FFT in order to produce in-order outputs. To perform bit reversal on the 8-point FFT, shown in Figure 9, the pairs of input samples, [x(1) and x(4)] and [x(3) and x(6)], must be swapped. On the other hand, Figure 10 has in-order input samples by rearranging the ordering of all the butterflies. However, the outputs are now bit-reversed.

Table 1. Bit-Reversal Algorithm for an 8-Point Radix-2 DIT FFT

INDEX	BIT PATTERN	BIT-REVERSED PATTERN	BIT-REVERSED INDEX
0	000	000	0
1 [	001	100	4
2	010	010	2
3	011	110	6
4	100	001	1
5	101	101	5
6	110	011	3
7	111	111	7



LEGEND FOR TWIDDLE FACTOR: W0 =  $W_8^0$  W1 =  $W_8^1$  W2 =  $W_8^2$  W3 =  $W_8^3$ 

Figure 9. An In-Place DIT FFT with In-Order Outputs and Bit-reversed Inputs




Figure 10. An In-Place DIT FFT with In-Order Inputs but Bit-Reversed Outputs

In general, bit reversal or data scrambling must be performed either at the input stage on the time samples (Figure 9) or at the output stage on the frequency samples (Figure 10). Bit reversal can be performed in-place. Such a process generally requires the use of one temporary data memory location.

Because of its double-precision accumulator and its versatile instruction set, the TMS32020 processor can perform in-place bit reversal or data scrambling without the use of a temporary data memory location. For example, the TMS32020 code for swapping input data locations x(1) and x(4) is given in Figure 11.


Although bit-reversal can be regarded as a separate task performed either at the input or output stage of an FFT implementation, some FFT algorithms exist with bit reversal as an integral part.<sup>5</sup> Such algorithms are said to be in-place and in-order, and they tend to have higher execution speeds than that of the FFT and bit-reversal algorithms executed separately.

#### A Numerical Example: 8-Point DIT FFT

To illustrate the concept of the FFT, a numerical example of an 8-point, decimation-in-time FFT is presented. The input signal is a square pulse with four samples equal to 0.5 and four samples equal to zero, as shown in Figure 12(a). The broken line in Figure 12 represents the envelope of the plotted signal. Figure 12(b) plots the magnitude of the computed FFT, where the number next to each sample indicates its magnitude. The choice of the amplitude for this example is arbitrary, but it is restricted to be less than 1 since it assumed that the numbers handled by the processor are in O15 format.



(a) TIME-DOMAIN SIGNAL



(b) FOURIER TRANSFORM MAGNITUDE

Figure 12. Time-Domain Signal and the Magnitude of Its FFT

The FFT of this time signal is computed by an 8-point DIT FFT as shown in Figure 13. On the left side, the samples x(n) of the time signal are arranged in their normal order. On the right side, the computed samples X(k) of the FFT are in bit-reversed order. Since the computation produces complex numbers, all the numerical values are presented as (R, I), where R is the real part and I is the imaginary part of the complex number. Figure 13 shows also the numerical values computed in the intermediate stages.

*****	******	*******	*********************
			E BIT REVERSAL OF x(1) AND x(4) ************************************
*			
BITREV	ZALH	RX1	LOAD REAL PART OF x(1) IN UPPER ACCUMULATOR
	ADDS	RX4	LOAD REAL PART OF x(4) IN LOWER ACCUMULATOR
	SACL	RX1	STORE REAL PART OF $x(4)$ IN REAL PART OF $x(1)$
	SACH	RX4	STORE REAL PART OF $x(1)$ IN REAL PART OF $x(4)$
	ZALH	IX1	LOAD IMAG PART OF x(1) IN UPPER ACCUMULATOR
	ADDS	IX4	LOAD IMAG PART OF x(4) IN LOWER ACCUMULATOR
	SACL	IX1	STORE IMAG PART OF $x(4)$ IN IMAG PART OF $x(1)$
	SACH	IX4	STORE IMAG PART OF $x(1)$ IN IMAG PART OF $x(4)$

Figure 11. TMS32020 Code for the Bit Reversal of x(1) and x(4)




Figure 13. Numerical Example of an 8-Point DIT FFT without Scaling

Table 2 shows the values of the twiddle factor  $W_8^i$  for i=0,1,...,7. Of these factors, only the first four are used

in the FFT. The other four are related to them through the symmetry property (see equation (4)).

Table 2. Numerical Values of W  $\frac{i}{8}$ , where i = 0, 1, ..., 7

TWIDDLE FACTOR	VALUE
w <sub>8</sub>	1
$W_8^1 = e^{-\pi/4}$	0.7071 – j 0.7071
$W_8^2 = e^{-\pi/2}$	-j
$W_8^3 = e^{-3\pi/4}$	- 0.7071 - j 0.7071
$W_8^4 = e^{-\pi} = -W_8^0$	-1
$W_8^5 = e^{-5\pi/4} = -W_8^1$	-0.7071+j 0.7071
$W_8^6 = e^{-3\pi/2} = -W_8^2$	j
$W_8^7 = e^{-7\pi/4} = -W_8^3$	0.7071 + j 0.7071

Figure 13 has demonstrated the need for scaling. Without scaling, the intermediate results can attain values greater than or equal to 1. This would cause overflows in an implementation that uses Q15 numbers. Therefore, scaling is applied as mentioned earlier. Figure 14 shows exactly the same example, but now every stage is scaled by 1/2. No overflows occur with this implementation. The final output is the same as in Figure 13 but scaled by 1/8.

#### Special Butterflies

Although any N-point FFT (where N is a power of 2) .

can be directly implemented with the general butterfly only, special butterflies are normally used in order to increase the FFT execution speed.

Special butterflies can be coded by taking advantage of certain sine and cosine values of the twiddle factor. For instance, when the angle X takes on values such as 0, 90, 180, and 270 degrees, butterflies require much less code. Other special butterflies can also be coded for angles such as 45, 135, 225, and 315 degrees. Examples of these special butterflies can be found in nine macros located in Appendix A




Figure 14. Numerical Example of an 8-Point DIT FFT with Scaling

An interesting point to be noted is that the first two stages of an N-point radix-2 FFT can be performed simultaneously with a special radix-4 butterfly to enhance execution speed. This special radix-4 butterfly is depicted in Figure 15 with the corresponding code (MACRO 9) listed in Appendix A.

The special radix-4 butterfly actually consists of four separate radix-2 butterflies. The radix-4 butterfly is further seen to be a 4-point DFT.

Together with the general butterfly, these special butterflies greatly improve the execution speed of an FFT algorithm. An example of the use of such butterflies for an 8-point DIT FFT is given in Figure 16. Since the FFT implementation is, in general, highly modular, the code in Figure 16 has been structured into a number of macro calls, including a macro for bit reversal.

During assembly time, the TMS32020 Macro Assembler fully expands these macros into in-line code. 5 The first two stages of the 8-point DIT FFT are implemented by the special radix-4 DIT FFT macro COMBO. The last stage consists of the special radix-2 DIT FFT macros ZERO, PIBY4, PIBY2, and PI3BY4. These macros can be found in Appendix A. The difference from the general radix-2 DIT butterfly is that the angle X of the twiddle factor takes on the values 0, 45, 90, and 135, respectively.




Figure 15. The Equivalence of Four Radix-2 Butterflies to one Radix-4 Butterfly

*****	******	****	****	****	****	*****	***	*****	*****	*****
*		AN	8-P0I	NT DI	T FF1	•				*
*****	*****	****	****	****	****	*****	***	*****	*****	*****
*										
XOR	EQU	00								
XOI	EQU	01								
X1R	EQU	02								
X1I	EQU	03								
X2R	EQU	04								
X2I	EQU	05								
X3R	EQU	06								
X31	EQU	07								
X4R	EQU	80								
X4I	EQU	09								
X5R	EQU	10								
X5I	EQU	11								
X6R	EQU	12								
X6I	EQU	13								
X7R	EQU	14								
X7I	EQU	15							*	
W	EQU	16								
	AORG	>20								
WTABLE	DATA	>5A8	32	VALUE	FOR	SIN(45)	OR	COS(45)		

Figure 16. TMS32020 Code for an 8-Point DIT FFT Implementation

```
INITIALIZE SYSTEM
                         NO SHIFT AT OUTPUTS OF PR
INIT
       SPM
               O
       SSXM
                         SELECT SIGN-EXTENSION MODE
       ROVM
                         RESET OVERFLOW MODE
       LDPK
                         CHOOSE DATA PAGE 4
                         GET TWIDDLE FACTOR ADDRESS
               WTABLE
       LALK
       TBLR
                         STORE SIN(45) OR COS(45) IN W
 MACRO FOR INPUT BIT REVERSAL
BITREV $MACRO PR.PI.OR.OI
       ZALH
               :PR:
       ADDS
               :OR:
       SACL
               :PR:
       SACH
               :OR:
       ZALH
       ADDS
               :QI:
       SACL
       SACH
               :QI:
       $END
 FFT CODE WITH BIT-REVERSED INPUT SAMPLES
FFT8PT BITREV 2,3,8,9
       BITREV 6,7,12,13
  FIRST & SECOND STAGES COMBINED WITH DIVIDE-BY-4 INTERSTAGE SCALING
       COMBO
               XOR, XOI, X1R, X1I, X2R, X2I, X3R, X3I
       COMBO
               X4R, X4I, X5R, X5I, X6R, X6I, X7R, X7I
  THIRD STAGE WITH DIVIDE-BY-2 INTERSTAGE SCALING
       ZERO
               XOR, XOI, X4R, X4I
       PIBY4
              X1R, X1I, X5R, X5I, W
       PIBY2 X2R,X2I,X6R,X6I
       PI3BY4 X3R, X3I, X7R, X7I, W
```

Figure 16. TMS32020 Code for an 8-Point DIT FFT Implementation (concluded)

### RADIX-4 DECIMATION-IN-FREQUENCY (DIF)

The implementation described thus far is that of a radix-2 FFT using Decimation In Time (DIT). The decimation-in-time FFT is calculated by breaking the input sequence x(n) into smaller and smaller sequences and computing their FFTs. In an alternate approach, the output sequence X(k), which represents the Fourier transform of x(n), can be broken down into smaller subsequences that are computed from x(n). This method is called Decimation In Frequency (DIF). Computationally, there is no real difference between the two approaches. DIF is introduced here for two reasons: (1) to give the reader a broader

understanding of the different methods used for the computation of the FFT, and (2) to allow a comparison of this implementation with the FORTRAN programs provided in the book by Burrus and Parks. The programs from that book were the basis for the development of the radix-4 FFT code on the TM532020.

In a radix-4 FFT, each butterfly has four inputs and four outputs instead of two as in the case of radix-2 FFT. As shown in the following equations, this is advantageous because the twiddle factor W has special values when the exponent corresponds to multiples of  $\pi/2$ . The end result is that the computational load of the FFT is reduced, and the radix-4 FFT is computed faster than the radix-2 FFT.

To introduce the radix-4 DIF FFT, equation (3) is broken into four summations. These four summations correspond to the four components in radix-4. The choice of having N/4 consecutive samples of x(n) in each sum is dictated by the choice of Decimation In Frequency (DIF).

$$\begin{split} X(k) &= \sum_{n=0}^{N-1} x(n) \; W_N^{nk} = \sum_{n=0}^{(N/4)-1} x(n) \; W_N^{nk} \\ &+ \sum_{n=N/4}^{(N/2)-1} x(n) \; W_N^{nk} + \sum_{n=N/2}^{(3N/4)-1} x(n) \; W_N^{nk} \\ &+ \sum_{n=3N/4}^{N-1} x(n) \; W_N^{nk} = \sum_{n=0}^{(N/4)-1} x(n) \; W_N^{nk} \\ &+ W_N^{Nk/4} \; \sum_{n=0}^{(N/4)-1} x(n+N/4) \; W_N^{nk} \\ &+ W_N^{Nk/2} \; \sum_{n=0}^{(N/4)-1} x(n+N/2) \; W_N^{nk} \\ &+ W_N^{Nk/4} \; \sum_{n=0}^{(N/4)-1} x(n+N/2) \; W_N^{nk} \\ &+ W_N^{3Nk/4} \; \sum_{n=0}^{(N/4)-1} x(n+3N/4) \; W_N^{nk} \\ &+ W_N^{3Nk/4} \; \sum_{n=0}^{(N/4)-1} x(n+3N/4) \; W_N^{nk} \end{split}$$

. 5,1,...,1.

From the definition of the twiddle factor, it can be shown that

$$W_N^{Nk/4} = (-j)^k, \ W_N^{Nk/2} = (-1)^k, \ \mbox{and} \ \ W_N^{3Nk/4} = (j)^k$$

where j is the square root of -1. With this substitution, (17) can be rewritten as

$$X(k) = \sum_{n=0}^{(N/4)-1} [x(n) + (-j)^k x(n+N/4)]$$
 (18)

$$+(-1)^k x(n+N/2)+(j)^k x(n+3N/4)] W_N^{nk}$$

Equation (18) is not yet an FFT of length N/4, because the twiddle factor depends on N and not on N/4. To make it an N/4-point FFT, the sequence X(k) is broken into four sequences (decimation in frequency) for the cases where k=4r, 4r+1, 4r+2, and 4r+3.

Introducing this segmentation, and remembering that

$$W_N^{4nr} = W_{N/4}^{nr}$$

the following four equations (19) are derived from (18)

$$\begin{split} X(4r) \; &= \; \sum_{n=0}^{(N/4)-1} \; [x(n) \; + \; x(n+N/4) \\ &+ \; x \; (n+N/2) \; + \; x(n+3N/4)] \; W_N^0 \; W_{N/4}^{nr} \end{split}$$

$$\begin{split} X(4r+1) &= \sum_{n=0}^{(N/4)-1} \left[ x(n) - j \; x(n+N/4) \right. \\ &- x(n+N/2) \, + j \; x(n+3N/4) \right] \, W_N^n \; W_{N/4}^{nr} \end{split}$$

$$X(4r+2) = \sum_{n=0}^{(N/4)-1} [x(n) - x(n+N/4)]$$

$$+ x(n+N/2) - x(n+3N/4)] W_N^{2n} W_{N/4}^{nr}$$

$$X(4r+3) = \sum_{n=0}^{(N/4)-1} [x(n) + j x(n+N/4) - x(n+N/2) - j x(n+3N/4)] W_N^{3n} W_{N/4}^{nr}$$

Each one of these equations is now an N/4-point FFT that can be computed by repeating the above procedure until N=4. Note that the factors  $W_N^0$ ,  $W_N^0$ ,  $W_N^{2n}$ , and  $W_N^{3n}$  are considered part of the signal. In general, an N-point FFT (where N is a power of 4) can be reduced to the computation of four N/4-point FFTs by transforming the input signal x(n)

into an intermediate signal y(n), as suggested by (19). Figure 17 shows the corresponding radix-4 DIF butterfly, which generates one term for each sum in (19).

For simplicity, the notation of Figure 18 is often used instead of that of Figure 17 for the butterfly of radix-4 DIF FFT.




Figure 17. Radix-4 DIF Butterfly




Figure 18. Alternate Form of the Radix-4 DIF Butterfly

Figure 19 shows an example of a 64-point, radix-4 DIF FFT.

Note that the inputs are normally ordered while the outputs are presented in a digit-reversed order. The principle of digit reversal is the same as in radix-2 FFT, but now the digits are 0, 1, 2, and 3 (quaternary system) instead of 0 and 1 (binary system). The code for digit reversal is the same as that shown in Figure 11. For example, the datapoint occupying location 132 (quaternary number corresponding to decimal 30) exchanges positions with the datapoint at

location 231 (corresponding to the decimal 45).

Another important point of the radix-4 algorithm regards scaling. Since each stage of the radix-4 algorithm corresponds to two stages of the radix-2 algorithm, equivalent results are obtained by dividing the output of each stage of the radix-4 algorithm by 4.

Appendix E contains the implementation of a 256-point, radix-4 DIF FFT on the TMS32020. This implementation follows the one described in FORTRAN code in the book by Burrus and Parks.<sup>4</sup>




Figure 19. A 64-Point, Radix-4 DIF FFT

### SYSTEM MEMORY AND I/O CONSIDERATIONS

Unlike non-realtime FFT applications where data samples to be transformed are assumed to already be in data memory, realtime FFT applications demand careful considerations of data input/output and system memory utilization.

The TMS32020 has 544 words of on-chip data RAM, organized into two 256-word blocks (B0 and B1) and one 32-word block (B2) that can be used as scratch-pad locations. 5 In non-realtime applications, this memory configuration allows a 256-point complex FFT to be easily performed (see Appendix C). However, for realtime FFT applications, input/output data buffering is generally required.

For small transform sizes, up to 128-point complex (or 256-point real) FFTs, the double-buffering technique, shown in Figure 20, can be used for realtime applications without the need of any external data memory. The on-chip RAM blocks B0 and B1 are organized into Buffer A and Buffer B, respectively.




Figure 20. Input/Output Double-Buffering

Consider a 128-point complex FFT. Realtime input data to be transformed can be grouped into "frames" of 256 words (128 complex inputs) read into either Buffer A or Buffer B, depending on which one is not currently being used by the FFT program. The idea is to use the two on-chip RAM blocks B0 and B1 alternatively as I/O and transform buffers.

Assuming that the frame of data in Buffer A, the current transform buffer, is being transformed in-place, a software flag is then set to indicate that Buffer B can now be used as the current I/O buffer. This means that while time-domain data is read into Buffer B, the current I/O buffer, previous transformed data in Buffer B must be transferred out at the same time to make room for the incoming data. This can be acomplished efficiently if the I/O transfers are sequential and organized in a back-to-back manner (i.e., an output operation followed by an input operation).

Resetting the flag indicates that the roles of Buffer A and Buffer B are now reversed. In this case, Buffer B now has a full frame of input data ready to be transformed while Buffer A has a full frame of transformed data (spectral samples) ready to be transferred out to make room for more incoming time-domain data. The setting of the software flag is often implemented as an I/O device service routine (DSR) or as an interrupt handler in the case of interrupt-driven I/O.

Although this double-buffering technique is also applicable to larger transforms with the use of external memory, the actual memory required can be optimized if the transform time for an N-point FFT is shorter than the time to assemble a frame of N complex input data samples. For this purpose, the circular-buffer technique, shown in Figure 21, can be used.

Instead of a double-buffer size of 2N, a circular-buffer size of N+M < 2N can be used where M < N and M depends on the system input data rate in general. For example, M is chosen to be no less than 8T for an 8-kHz input sampling frequency and an N-point complex FFT with a transform time of T ms.




Figure 21. Input/Output Circular-Buffering for Large FFTs

A set of pointers is used to manage the data in the circular buffer. The start pointer is set at the beginning of the current frame, whereas the end pointer always indicates the current input data position in the circular buffer. Both pointers "wrap around" at the end of the circular buffer.

When a complete frame of input data has been collected, the set of pointer values is passed to the FFT program to transform the frame of data. For the next frame of input data, the start pointer points to the location immediately following the last location of the previous frame. As before, the end pointer for the current frame tracks the location of the next input data, and the whole process is repeated.

To decrease execution time, a large N-point FFT can be divided into smaller 256-point complex FFTs and executed 256 complex points at a time utilizing the on-chip RAM, as shown in Figure 22. Note that the system is still collecting incoming time-domain data samples and storing them in the external circular buffer while the FFT program is executing with internal data RAM. When 256 complex points have been processed, the FFT program returns them to the external

buffer while fetching the next set of 256 samples for execution.

This scheme takes advantage of the fact that off-chip data accesses take two cycles each while on-chip data accesses take one cycle each. Certain instructions (e.g., SACL and SACH) even take three cycles to execute when operating on external RAM. To speed execution, off-chip data blocks can be efficiently moved into on-chip data memory via the BLKD (block move from data memory to data memory) instruction, which executes in a single cycle when used in the repeat mode with the repeat counter having a maximum count of 256.

#### IMPLEMENTING LARGE FFT'S

Figure 23 shows the memory configurations and transfers for a 1024-point complex FFT computed as four 256-point complex FFTs. A kernel 256-point complex FFT can operate on a group of 256 complex points at one time using on-chip RAM. Data transfers between on-chip and off-chip RAM are efficiently performed via the RPTK and BLKD instructions.




Figure 22. Use of On-Chip Memory to Speed FFT Execution




Figure 23. Execution of a 1024-Point Complex FFT with On-Chip RAM

Figure 24 shows a more detailed block diagram of a 1024-point radix-2 complex FFT. It can be seen that 512 butterflies must be performed at each stage. The first eight stages have a total of 4096 butterflies computed by four 256-point FFTs. The 256-point FFT in Appendix C is used

as a subroutine for this purpose. Appendix D contains a listing for the 1024-point complex FFT performed with the help of on-chip RAM. However, due to the size of the 1024-point FFT program, the user may find it necessary to subdivide the code into smaller sections prior to assembly.




Figure 24. A 1024-Point Complex FFT Using a 256-Point Kernel for Stages 1-8

#### HIGHER-RADIX FFT'S

The same decomposition principle as for radix-2 FFT algorithms applies to higher radices as well. Table 3 shows the computation requirements<sup>7</sup> for a 4096-point FFT using various radices that are a power of two.

The main benefit of using higher-radix algorithms is the reduced amount of arithmetic operations required for the FFT computation. Beyond the use of radix-8 algorithms, however, the point of diminishing returns rapidly approaches. Memory addressing, data scaling, and program control become more and more complicated. On the other hand, a suitable combination of the radix-2, radix-4, and radix-8 algorithms becomes a flexible and efficient "mixed-radix" algorithm for most FFT applications. Reference [4] contains some useful FORTRAN routines for higher-radix FFT algorithms.

#### REAL TRANSFORMS VIA COMPLEX FFT'S

In practice, many signals are real functions of time, whereas the FFT algorithm has been derived for complex signals. This means that for real inputs, the imaginary parts of the complex entries are simply set to zero. This results in a certain amount of redundancy. To utilize the bandwidth of the FFT algorithm more effectively, one can use the fact that the frequency spectrum of a real signal is a hermitian function (i.e., the real part is an even function while the imaginary part is an odd function). <sup>11</sup> For example, two N-point real FFTs can be computed simultaneously with a single N-point complex FFT. <sup>8,9,10</sup> On the other hand, a single N-point complex FFT can also be utilized effectively to perform a 2N-point real FFT. <sup>10</sup> Such algorithms substantially reduce the amount of computation required for real FFTs.

Other efficient algorithms exist that further utilize the properties of real signals. In particular, the FFTs of four N-point real symmetric (even) and antisymmetric (odd) sequences can be computed with just one N-point complex FFT.2 Alternatively, the same N-point complex FFT can be used to compute the FFTs of four N-point real symmetric (even) sequences simultaneously.<sup>2</sup>

#### INVERSE FFT

The inverse FFT is given by the equation

$$x(n) = (1/N) \sum_{k=0}^{N-1} X(k) W_N^{-nk} \quad n = 0, 1, ..., N-1$$
 (20)

where X(k) is the Fourier transform of the time-domain signal x(n). Note that (20) is essentially the same equation as (1), which represents the "forward" FFT, with two important differences: the scaling factor is (1/N), and the exponent of the twiddle factor is the negative of the one in equation (1). Because of the similarity between (20) and (1), the implementation of the inverse FFT is very straightforward. The code can be derived from that given in the appendices by applying the following modifications.

If the forward FFT is implemented with scaling, the resulting values in the frequency domain are (1/N)X(k) and not X(k). Hence, for the inverse FFT, no scaling must be applied in order to get back the original signal. On the other hand, if the forward FFT has not been scaled, the inverse FFT must be scaled. This scaling can be performed all at one point as suggested by (20), or at every stage as described earlier in the forward FFT.

The negative exponent of the twiddle factors implies that the values of sin(X) will have the opposite sign from that in the forward FFT. Therefore, one way to implement the inverse FFT is to have an additional table with the negatives of sin(X). Another method is possible if the complex conjugate of (20) is considered.

$$\mathbf{x}(n) = (1/N) \sum_{k=0}^{N-1} \mathbf{X}(k) \mathbf{W}_{N}^{nk} \quad n = 0, 1, ..., N-1 \quad (21)$$

In (21), the asterisk indicates complex conjugate. In this form, there is no need to have an additional table for sin(X). Instead, the inverse FFT is implemented by applying the forward FFT on the complex conjugate of X(k) (with appropriate scaling). The complex conjugate of the resulting time signal is the desired result. Note that if x(n) is real, this last step is not necessary since, in this case, x(n) = x(n).

Table 3.	Computational	Requirements for	· Higher-Radix FF	'I' Algorithms
----------	---------------	------------------	-------------------	----------------

ALGORITHM	NUMBER OF REAL MULTIPLICATIONS	NUMBER OF REAL ADDITIONS
RADIX - 2 (N = 2 <sup>12</sup> )	81,924	139,266
RADIX-4 (N=4 <sup>6</sup> )	57,348	126,978
RADIX -8 (N=84)	49,156	126,978
RADIX-16 (N = 16 <sup>3</sup> )	48,132	125,442

Table 4. FFT Performance for a TMS32020 Implementation

	FFT			EXECUTION	
ALGORITHM	SIZE	TYPE	CYCLES	CLOCK	TIME
RADIX-2	128-Pt	Looped	21,879	5 MHz	4.375 ms
RADIX-2	256-Pt	Looped	42,416	5 MHz	8.483 ms
RADIX-2	256-Pt	Straight-Line	22,595	5 MHz	4.519 ms
RADIX-2	1024-Pt	Straight-Line	159,099	5 MHz	31.8198 ms
RADIX-4	256-Pt	Straight-Line	15,551	5 MHz	3.1102 ms

#### FFT PERFORMANCE TIMING

Table 4 provides the FFT timing performance for the TMS32020 code in the appendices. The source code examples included in Appendices C through G are not optimized for any specific application since they have been designed to emphasize clarity rather than code optimization. The key feature of these codes is that they do not require any scratch-pad (temporary) memory locations. Consequently, these codes should be useful in memory-critical applications. For time-critical applications, the codes can be optimized for better execution time. Higher execution speed is achieved by using straightline instead of looped code. The tradeoff for this optimization is the larger program memory requirements of the straightline code.

#### DESCRIPTION OF THE APPENDICES

At the end of this report, there are five appendices with TMS32020 code implementing several FFTs. The contents of the appendices are the following:

Appendix A: N-point, radix-2, DIT FFT (9 macros)
Appendix B: N-point, radix-2, DIT FFT using indirect
addressing (7 macros)

Appendix C: 256-point, radix-2 DIT FFT Appendix D: 1024-point, radix-2 DIT FFT Appendix E: 256-point, radix-4 DIF FFT

Appendix F: 128-point, radix-2 DIF FFT (looped code)

Appendix G: 256-point, radix-2 DIF FFT (looped code)

#### **SUMMARY**

The purpose of this report has been to develop an understanding of the underlying principles in FFT implementations with the TMS32020 processor. The book by Burrus and Parks<sup>4</sup> contains examples of FFT implementations on the TMS32010 processor, the first member of the TMS320 family.

This report has discussed the development of the DFT algorithm, leading to the derivation of the FFT algorithm. The implementation of the radix-2 DIT FFT algorithm was covered in detail, and the radix-4 DIF FFT algorithm was also explained. Special attention was given to various FFT implementation aspects, such as scaling, system memory, and input/outpput considerations.

The TMS32020 digital signal processor offers many advantages for the implementation of FFT algorithms. Its 200-ns cycle time and special features, such as the single-cycle multiplication, allow high execution speed. The 544 16-bit words of on-chip memory permit the implementation of a 256-point complex FFT without access to external memory, thus further reducing execution time. Furthermore, special instructions, such as RPTK and BLKD, allow the quick transfer of data from external to internal memory, so that portions of large FFTs can be implemented with the onchip RAM. Due to the flexibility of the TMS32020, the designer can trade-off program memory with execution speed.

#### REFERENCES

- B. Gold and C.M. Rader, Digital Processing of Signals, McGraw-Hill (1969).
- A.V. Oppenheim and R.W. Schafer, Digital Signal Processing, Prentice-Hall (1975).
- 3. L.R. Rabiner and B. Gold, Theory and Applications of Digital Signal Processing, Prentice-Hall (1975).
- C.S. Burrus and T.W. Parks, DFT/FFT and Convolution Algorithms - Theory and Implementation, John Wiley & Sons (1985).
- 5. TMS32020 User's Guide, Texas Instruments (1985).
- H.W. Johnson and C.S. Burrus, "An In-order, In-place Radix-2 FFT," 1984 IEEE ICASSP Proceedings, 28A.2.1-2.4 (March 1984).
- G.D. Bergland, "A Fast Fourier Transform Algorithm using Base-8 Iterations," *Mathematics of Computation*, Vol 22, No. 102, 275-279 (April 1968).
- J.W. Cooley, P.A.W. Lewis, and P.D. Welch, "The Fast Fourier Transform Algorithm - Programming Considerations in the Calculation of Sine, Cosine, and Laplace Transforms," *Journal of Sound Vibration*, Vol 12, 315-337 (July 1970).
- G.D. Bergland, "A Radix-8 Fast Fourier Transform Subroutine for Real Valued Series," IEEE Transcriptions of Audio and Electroactivity, Vol AU-17, No. 2 (June 1969).
- 10. E.O. Brigham, *The Fourier Transform*, Prentice-Hall (1974).
- 11. R Bracewell, The Fourier Transform and Its Applications, McGraw-Hill (1965).

## APPENDIX A FFT MACRO LIBRARY (DIRECT ADDRESSING)

#### APPENDIX A

\* THIS TMS32020 FFT MACRO LIBRARY CONTAINS A TOTAL OF 9 MACROS FOR IMPLEMENTING A GENERAL RADIX-2 DIT N-POINT \* FFT. ALL DIT BUTTERFLIES ARE IMPLEMENTED WITH DYNAMIC \* \* SCALING TO AVOID ARITHMETIC OVERFLOWS. TWO'S-COMPLEMENT FIXED-POINT FRACTIONAL ARITHMETIC IS USED THROUGHOUT. WHILE THESE MACROS ARE NOT NECESSARILY OPTIMIZED FOR SPEED. THEY ARE SO STRUCTURED THAT NO INTERMEDIATE OR TEMPORARY REGISTERS ARE REQUIRED FOR THEIR EXECUTION. CONSEQUENTLY, THESE MACROS ARE PARTICULARLY USEFUL IN APPLICATIONS WHERE MEMORY SPACE PROVES TO BE CRITICAL. IN ADDITION. ALL FFT COMPUTATIONS ARE PERFORMED IN-PLACE AND THE REAL AND IMAGINARY PARTS OF ALL COMPLEX\* INPUTS ARE ASSUMED TO BE IN CONSECUTIVE DATA MEMORY LOCATIONS. \* NOTATION FOR IN-PLACE RADIX-2 DIT FFT BUTTERFLY \*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\*\*\*\*\*\*\*\*\*\*\*\*\*

\* IN A RADIX-2 N-POINT FFT, THERE ARE M PASSES WHERE N =2 \* WITH [N/2] 2-POINT BUTTERFLIES PER PASS, GIVING A TOTAL

\* OF [N/2]LOG N BUTTERFLIES PER FFT. \*

```
MACRO 1: W =1, k=0.
                 N
       P=(PR+iPI)
                     P+O=(PR+OR)+j(PI+QI)
                 \ /
       Q=(QR+jQI)
                     P-Q=(PR-QR)+j(PI-QI)
           -j(2(pi)/N)k
                      =COS[(2(pi)/N)k]-jSIN[(2(pi)/N)k]
                     =WR+jWI
                     =1
  ALL OUTPUT SAMPLES ARE SCALED DOWN BY 2 TO ACCOMMODATE
  A 1-BIT OVERFLOW. HOWEVER, NO OVERFLOWS WILL OCCUR
  FOR FRACTIONAL INPUTS OF THE FORM X : -1 <= X < 1. A
 TOTAL OF 10 INSTRUCTIONS IS USED. EXECUTION
* TIME IS EQUAL TO 10 MACHINE CYCLES.
****************
ZERO
        $MACRO PR,PI,QR,QI
        CALCULATE Re[P+Q] AND Re[P-Q]
                 :PR: .15 ACC := (1/2)(PR)
       LAC
        ADD
                 :QR:,15 ACC := (1/2)(PR+QR)
                       PR := (1/2)(PR+QR)
        SACH
                 :PR:
                           ACC := (1/2)(PR+QR)-(QR)
        SUBH
                 :QR:
                 :QR:
                           QR := (1/2)(PR-QR)
        SACH
        CALCULATE Im[P+Q] AND Im[P-Q]
                          ACC := (1/2)(PI)
        LAC
                 :PI:,15
                  :OI: 15 ACC := (1/2)(PI+QI)
        ADD
        SACH
                 :PI:
                           PI := (1/2)(PI+QI)
        SUBH
                  :01:
                           ACC := (1/2)(PI+OI)-(QI)
        SACH
                  :QI:
                           OI := (1/2)(PI-QI)
        $END
```

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

```
*********
        MACRO 2: W =-1. k=N/2.
       P=(PR+jPI)
                     P-Q=(PR-OR)+j(PI-OI)
                 /\
       0=(OR+jOI)
                    P+Q=(PR+QR)+j(PI+QI)
           -j(2(pi)/N)k
                      =COS[(2(pi)/N)k]-jSIN[(2(pi)/N)k]
                    =WR+iWI
                    =-1
  ALL OUTPUT SAMPLES ARE SCALED DOWN BY 2 TO ACCOMMODATE
  A 1-BIT OVERFLOW. HOWEVER, NO OVERFLOWS WILL OCCUR
  FOR FRACTIONAL INPUTS OF THE FORM X : -1 <= X < 1. A
  TOTAL OF 10 INSTRUCTIONS IS USED. EXECUTION
  TIME IS EQUAL TO 10 MACHINE CYCLES.
***************
        $MACRO PR,PI,QR,QI
       CALCULATE Re[P+Q] AND Re[P-Q]
        LAC
                 :PR:,15 ACC := (1/2)(PR)
       SUB
                 :OR:,15 ACC := (1/2)(PR-QR)
       SACH
                 :PR:
                         PR := (1/2)(PR-OR)
       ADDH
                 :QR:
                         ACC := (1/2)(PR-OR)+(OR)
       SACH
                 :OR:
                         QR := (1/2)(PR+QR)
       CALCULATE Im[P+Q] AND Im[P-Q]
       LAC
                :PI:,15 ACC := (1/2)(PI)
       SUB
                 :QI:,15 ACC := (1/2)(PI-OI)
       SACH
                :PI:
                         PI := (1/2)(PI-QI)
       ADDH
                :01:
                         ACC := (1/2)(PI-QI)+(QI)
       SACH
                :01:
                         QI := (1/2)(PI+QI)
        SEND
```

```
MACRO 3: W =-j, k=N/4.
                      P-jQ=(PR+QI)+j(PI-QR)
        P=(PR+jPI)
                  ١/
        Q=(QR+jQI)
                      P+jQ=(PR-QI)+j(PI+QR)
            -j(2(pi)/N)k
                       =COS[(2(pi)/N)k]-jSIN[(2(pi)/N)k]
                     =WR+jWI
                     =-1
  ALL OUTPUT SAMPLES ARE SCALED DOWN BY 2 TO ACCOMMODATE
  A 1-BIT OVERFLOW. HOWEVER, NO OVERFLOWS WILL OCCUR
  FOR FRACTIONAL INPUTS OF THE FORM X : -1 <= X < 1. A
  TOTAL OF 11 INSTRUCTIONS IS USED. EXECUTION
  TIME IS EQUAL TO 11 MACHINE CYCLES.
  WARNING: THIS MACRO REQUIRES THE INPUT SAMPLES OR AND
           OI TO BE IN CONSECUTIVE DATA MEMORY LOCATIONS
           OF ASCENDING ORDER. THE FOLLOWING STEPS ARE
           USED TO IMPLEMENT THIS MACRO:
          (1) [PI-OR] ----> [PI]
          (2) [PI+QR] ----> [QR]
          (3) [PR+QI] ----> [PR]
          (4) [PR-OI] ----> [ACC]
          (5) [QR] ----> [QI]
          (6) [ACC] ----> [QR]
******************
PIBY2 $MACRO PR, PI, QR, QI
        CALCULATE Re[P+jQ] AND Re[P-jQ]
        LAC
                  :PI:.15 ACC := (1/2)(PI)
        SUB
                  :QR:,15
                           ACC := (1/2)(PI-QR)
        SACH
                  :PI:
                           PI := (1/2)(PI-QR)
        ADDH
                  :QR:
                           ACC := (1/2)(PI-QR)+(QR)
        SACH
                  :OR:
                           QR := (1/2)(PI+QR)
        CALCULATE Im[P+jQ] AND Im[P-jQ]
        LAC
                  :PR: .15 ACC := (1/2)(PR)
        ADD
                  :QI:,15 ACC := (1/2)(PR+QI)
```

\*\*\*\*\*\*\*\*\*\*\*\*\*\*

SACH

SUBH

DMOV

SACH

SUBH

SACH

:OR:

:OR:

ACC := (1/2)(PI+QR)-(QR)

QR := (1/2)(PI-QR)

:PR:

:01:

:OR:

:QR:

PR := (1/2)(PR+QI)

OR := (1/2)(PR-OI)

OR -> 0I

ACC := (1/2)(PR+QI)-(QI)

```
SEND
******************
        MACRO 4: W = j, k=3N/4.
        P=(PR+iPI)
                      P+jQ=(PR-QI)+j(PI+QR)
        Q=(QR+jQI)
                      P-jQ=(PR+QI)+j(PI-QR)
            -j(2(pi)/N)k
        W =e
                       =COS[(2(pi)/N)k]-jSIN[(2(pi)/N)k]
                     =WR+jWI
                     =i
  ALL OUTPUT SAMPLES ARE SCALED DOWN BY 2 TO ACCOMMODATE
  A 1-BIT OVERFLOW. HOWEVER, NO OVERFLOWS WILL OCCUR
  FOR FRACTIONAL INPUTS OF THE FORM X : -1 <= X < 1. A
  TOTAL OF 10 INSTRUCTIONS ARE USED SUCH THAT EXECUTION
  TIME IS EQUAL TO 10 MACHINE CYCLES.
  .WARNING: THIS MACRO REQUIRES THE INPUT SAMPLES OR AND
          OI TO BE IN CONSECUTIVE DATA MEMORY LOCATIONS
           ASCENDING ORDER. THE FOLLOWING STEPS ARE USED
           TO IMPLEMENT THIS MACRO:
           (1) [PI-OR] ----> [PI
           (2) [PI+OR] ----> [OR]
           (3) [PR+OI] ----> [PR]
           (4) [PR-OI] ----> [ACC]
                     ----> [QI]
           (5) [QR]
           (6) [ACC] ----> [OR]
***********************
PI3BY2 $MACRO
                PR, PI, QR, QI
        CALCULATE Re[P+jQ] AND Re[P-jQ]
        LAC
                 :PI:.15
                          ACC := (1/2)(PI)
        ADD
                 :QR:,15
                          ACC := (1/2)(PI+QR)
        SACH
                 :PI:
                          PI := (1/2)(PI+OR)
```

```
CALCULATE Im[P+jQ] AND Im[P-jQ]
LAC
          :PR: .15
                   ACC := (1/2)(PR)
SUB
          :QI:,15
                   ACC := (1/2)(PR-QI)
SACH
          :PR:
                    PR := (1/2)(PR-OI)
ADDH
          :01:
                    ACC := (1/2)(PR-QI)+(QI)
DMOV
          :QR:
                    QR -> QI
SACH
          :OR:
                    QR := (1/2)(PR+QI)
SEND
```

```
****************
        MACRO 5:
                    k=N/8.
        P=(PR+jPI) P+Q*W=(PR+Re[Q*W])+j(PI+Im[Q*W])
        Q=(QR+jQI) P-Q*W=(PR-Re[Q*W])+j(PI-Im[Q*W])
           -j(2(pi)/N)k
        W =e
                      =COS((pi)/4)-jSIN((pi)/4)=WR+jWI
        LET
                    W=|COS((pi)/4)|=|SIN((pi)/4)|
        THEN
                [Q*W]=(QR+QI)*W+j(QI-QR)*W
              Re[Q*W]=(QI+QR)*W
              Im[Q*W]=(QI-QR)*W
  ALL OUTPUT SAMPLES ARE SCALED DOWN BY 2 TO ACCOMMODATE
  A 1-BIT OVERFLOW, HOWEVER, NO OVERFLOWS WILL OCCUR
  FOR FRACTIONAL INPUTS OF THE FORM X : -1 <= X < 1. A
  TOTAL OF 20 INSTRUCTIONS ARE USED SUCH THAT EXECUTION
  TIME IS EQUAL TO 20 MACHINE CYCLES. THIS MACRO
  REQUIRES W TO BE THE ABSOLUTE VALUE (MAGNITUDE) OF
  COS((pi)/4) AND SIN((pi)/4). THE SIGNS OF THESE TRIG
  FUNCTIONS HAVE BEEN TAKEN CARE OF IN THE CODE.
**************
PIBY4
        SMACRO
                 PR, PI, QR, QI, W
       LT
                 :W:
                          T-REGISTER :=W=COS(PI/4)=SIN(PI/4)
        LAC
                 :QI:,14
                         ACC := (1/4)(0I)
        SUB
                 :QR:,14
                          ACC := (1/4)(QI-QR)
        SACH
                 :01:.1
                          QI := (1/2)(QI-QR)
        ADD
                 :OR:,15
                          ACC := (1/4)(0I+0R)
        SACH
                 :QR:,1
                          QR := (1/2)(QI+QR)
        LAC
                 :PR:,14
                          ACC := (1/4)(PR)
        MPY
                 :OR:
                          P-REGISTER := (1/4)(QI+QR)*W
        APAC
                          ACC := (1/4)[PR+(OI+OR)*W]
        SACH
                 :PR:,1
                          PR := (1/2)[PR+(QI+QR)*W]
```

```
ACC := (1/4)(PI)
                          P-REGISTER := (1/4)(QI-QR)*W
                          ACC := (1/4)[PI+(QI-QR)*W]
                          PI := (1/2)[PI+(QI-QR)*W]
                          ACC := (1/4)(PI)
                          ACC := (1/4)[PI-(QI-QR)*W]
                          QI := (1/2)[PI-(QI-QR)*W]
***********************
                    k=3N/8.
                   X+Q+W=(XR+Re[Q+W])+j(XI-Im[Q+W])
        Q=(QR+jQI) X-Q*W=(XR-Re[Q*W])+j(XI+Im[Q*W])
                       =COS(3(pi)/4)-iSIN(3(pi)/4)
                     =WR+iWI
                    W=|COS(3(pi)/4)|=|SIN(3(pi)/4)|
       THEN
                [Q*W]=(QI-QR)*W-j(QI+QR)*W
              RE[Q*W]=(QI-QR)*W
              IM[0*W]=(OI+OR)*W
```

ACC := (1/4)(PR)

ACC := (1/4)[PR-(QI+QR)\*W]

QR := (1/2)[PR-(OI+OR)\*W]

```
ALL OUTPUT SAMPLES ARE SCALED DOWN BY 2 TO ACCOMMODATE
* A 1-BIT OVERFLOW. HOWEVER, NO OVERFLOWS WILL OCCUR
* FOR FRACTIONAL INPUTS OF THE FORM X : -1 <= X < 1. A
  TOTAL OF 20 INSTRUCTIONS ARE USED SUCH THAT EXECUTION
  TIME IS EQUAL TO 20 MACHINE CYCLES. THIS MACRO
  REQUIRES W TO BE THE ABSOLUTE VALUE (MAGNITUDE) OF
  COS(3(pi)/4) AND SIN(3(pi)/4). THE SIGNS OF THESE TRIG *
  FUNCTIONS HAVE BEEN TAKEN CARE OF IN THE CODE.
*******************
PI3BY4 $MACRO
                 PR, PI, QR, QI, W
        LT
                          T-REGISTER :=W=COS(PI/4)=SIN(PI/4)
        LAC
                 :QI:,14 ACC := (1/4)(QI)
        SUB
                  :QR:,14 ACC := (1/4)(OI-OR)
        SACH
                          OI := (1/2)(OI-OR)
                  :QI:,1
        ADD
                  :QR:,15 ACC := (1/4)(QI+QR)
```

```
SACH
          :OR:.1
                   QR := (1/2)(QI+QR)
LAC
          :PR:,14
                   ACC := (1/4)(PR)
MPY
          :01:
                   P-REGISTER := (1/4)(OI-OR)*W
APAC
                   ACC := (1/4)[PR+(QI-QR)*W]
SACH
          :PR:.1
                   PR := (1/2)[PR+(QI-QR)*W]
SPAC
                   ACC := (1/4)(PR)
SPAC
                   ACC := (1/4)[PR-(QI-QR)*W]
MPY
          :QR:
                   P-REGISTER := (1/4)(0I+OR)*W
          :QR:,1
                   QR := (1/2)[PR-(QI-QR)*W]
SACH
LAC
         :PI:,14
                   ACC := (1/4)(PI)
SPAC
                   ACC := (1/4)[PI-(OI+OR)*W]
SACH
          :PI:,1
                   PI := (1/2)[PI-(OI+OR)*W]
APAC
                   ACC := (1/4)(PI)
APAC
                   ACC := (1/4)[PI+(OI+OR)*W]
SACH
          :01:,1
                   OI := (1/2)[PI+(OI+OR)*W]
SEND
```

\* MACRO 7: A GENERAL RADIX-2 DIT FFT 'BUTTERFLY' P=(PR+jPI) P+Q\*W=(PR+Re[O\*W])+j(PI-Im[O\*W])Q=(QR+jQI) P-Q+W=(PR-Re[Q+W])+j(PI+Im[Q+W])-j(2(pi)/N)k ₩ =e =COS(O)-jSIN(O) =WR+jWI

ALL OUTPUT SAMPLES ARE SCALED DOWN BY 2 TO ACCOMMODATE A 1-BIT OVERFLOW, HOWEVER, NO OVERFLOWS WILL OCCUR FOR FRACTIONAL INPUTS OF THE FORM X : -1 <= X < 1. A TOTAL OF 23 INSTRUCTIONS ARE USED SUCH THAT EXECUTION TIME IS EQUAL TO 23 MACHINE CYCLES. THIS MACRO REQUIRES W TO BE THE ABSOLUTE VALUE (MAGNITUDE) OF COS(O) AND SIN(O). THE SIGNS OF THESE TRIG FUNCTIONS HAVE BEEN TAKEN CARE OF IN THE CODE.

```
****************
NORM1
    SMACRO
              PR, PI, QR, QI, WR, WI
```

```
LT :QI:
               T-REGISTER := QI
MPYK :WI:
               P-REGISTER := (1/16)(01*WI)
LTP : OR:
               ACC := (1/16)(QI*WI); LOAD T WITH QR
MPYK :WR:
               P-REGISTER := (1/16)(QR+WR)
APAC
               ACC := (1/16)(OR*WR+OI*WI)
SFR
                ACC := (1/32)(OR*WR+OI*WI)
SACH :QR:,4
               OR := (1/2)(OR*WR+OI*WI)
```

CALCULATE OR\*WR + OI\*WI AND STORE RESULT IN OI

```
CALCULATE QI*WR - QR*WI AND STORE RESULT IN QR
       MPYK -:WI:
                      P-REGISTER := (1/16)(-QR*WI)
       LTP :QI:
                      ACC := (1/16)(-QR+WI); T-REGISTER := QI
       MPYK :WR:
                      P-REGISTER := (1/16)(QI*WR)
       APAC
                      ACC := (1/16)(QI*WR-QR*WI)
       SFR
                      ACC := (1/32)(QI*WR-QR*WI)
       SACH :QI:,4
                      QI := (1/2)(QI*WR-QR*WI)
       CALCULATE Re[P+jQ] & Re[P-jQ] STORE RESULTS in PR & QR
       LAC :PR:,14
                      ACC := (1/4)PR
       ADD :QR:,15
                      ACC := (1/4)[PR+(QR+WR+QI+WI)]
       SACH :PR: 1
                      PR := (1/2)[PR+(QR+WR+QI+WI)]
       SUBH : OR:
                      ACC := (1/4)[PR-(OR*WR+OI*WI)]
       SACH :QR:,1
                      QR := (1/2)[PR-(QR+WR+QI+WI)]
       CALCULATE Im[P+jQ] & Im[P-jQ] STORE RESULTS in PI & QI
       LAC :PI:,14
                      ACC := (1/4)PI
       ADD :01:.15
                      ACC := (1/4)[PI+(QI+WR-QR+WI)]
       SACH :PI:,1
                      PR := (1/2)[PI+(QI*WR-QR*WI)]
       SUBH :QI:
                      ACC := (1/4)[PI-(0I*WR-OR*WI)]
       SACH :QI:,1
                      QI := (1/2)[PI-(QI*WR-QR*WI)]
       SEND
********************
        MACRO 8: A GENERAL RADIX-2 DIT FFT 'BUTTERFLY'
        P=(PR+jPI) P+O*W=(PR+Re[O*W])+j(PI-Im[O*W])
                 \ /
        Q=(QR+jQI) P-Q*W=(PR-Re[Q*W])+j(PI+Im[Q*W])
            -j(2(pi)/N)k
        W =e
                     =COS(0)-jSIN(0)
        N
                     =WR+jWI
  ALL OUTPUT SAMPLES ARE SCALED DOWN BY 2 TO ACCOMMODATE
* A 1-BIT OVERFLOW. HOWEVER, NO OVERFLOWS WILL OCCUR
  FOR FRACTIONAL INPUTS OF THE FORM X : -1 <= X < 1. A
  TOTAL OF 22 INSTRUCTIONS ARE USED SUCH THAT EXECUTION
* TIME IS EQUAL TO 22 MACHINE CYCLES. THIS MACRO
  REQUIRES W TO BE THE ABSOLUTE VALUE (MAGNITUDE) OF
* COS(0) AND SIN(0). THE SIGNS OF THESE TRIG FUNCTIONS
* HAVE BEEN TAKEN CARE OF IN THE CODE.
****************
      SMACRO
                      PR, PI, QR, QI, WR, WI
       CALCULATE QR*WR + QI*WI AND STORE RESULT IN QR
            :OR:
                       T-REGISTER := OR
       MPY
           :WR:
                       P-REGISTER := (1/2)(QR*WR)
       LTP :QI:
                       ACC := (1/2)(OR*WR); T-REGISTER := OI
```

```
APAC
                       ACC := (1/2)(OR*WR+OI*WI)
                       P-REGISTER := (1/2)(QI+WR)
       MPY :WR:
                       LOAD T-REGISTER WITH OR
      LT
          :OR:
       SACH :QR:
                       QR := (1/2)(QR*WR+QI*WI)
       CALCULATE OI*WR - OR*WI AND STORE RESULT IN QI
       PAC
                       ACC= (1/2)(QI *WR)
       MPY :WI:
                       P-REGISTER := (1/2)(QR+WI)
       SPAC
                       ACC= (1/2)(QI*WR-QR*WI)
       SACH :QI:
                       QI = (1/2)(QI*WR-QR*WI)
       CALCULATE Re[Pm+1] & Re[Qm+1] STORE RESULTS in PR & QR
       LAC :PR:,14
                       ACC= (1/4)PR
       ADD :QR:,15
                       ACC= (1/4)[PR+(QR+WR+QI+WI)]
       SACH :PR:,1
                       PR = (1/2)[PR+(QR*WR+QI*WI)]
       SUBH :OR:
                       ACC= (1/4)[PR-(QR+WR+QI+WI)]
       SACH : OR: ,1
                       QR = (1/2)[PR-(QR*WR+QI*WI)]
       CALCULATE Im[Pm+1] & Im[Om+1] STORE RESULTS in PI & QI
       LAC :PI:,14
                       ACC= (1/4)PI
                       ACC= (1/4)[PI+(OI*WR-OR*WI)]
       ADD
           :01:.15
       SACH :PI:,1
                       PI = (1/2)[PI+(QI*WRRQR*WI)]
       SUBH :QI:
                       ACC= (1/4)[PI-(QI*WR-QR*WI)]
                       QI = (1/2)[PI-(QI*WR-QR*WI)]
       SACH :QI:,1
       SEND
______
        MACRO 9:
                          A'
                                   B1
                      \ / \
                             \ / B2
                          B'\ / \ /
                          C'/ \ / \
                           / \ B3
                      / \
                          ים
        A = R1+jI1
        B = R2 + jI2
        C = R3+iI3
        D = R4 + jI4
        A' = (R1+R2) + i(I1+I2)
        B' = (R1-R2) + j(I1-I2)
        C' = (R3+R4) + j(R3+R4)
```

P-REGISTER := (1/2)(OI \*WI)

MPY :WI:

```
D' = (R3-R4) + i(R3-R4)
        B1 = A'+C'
        B2 = B'-iD'
        B3 = A'-C'
        B4 = B' + iD'
        REAL(B1) = ((R1+R2) + (R3+R4)) / 2
        IMAG(B1) = ((I1+I2) + (I3+I4)) /2
        REAL(B2) = ((R1-R2) + (I3-I4)) / 2
        IMAG(B2) = ((I1-I2) - (R3-R4)) / 2
        REAL(B3) = ((R1+R2) - (R3+R4)) / 2
        IMAG(B3) = ((I1+I2) - (I3+I4)) /2
        REAL(B4) = ((R1-R2) - (I3-I4)) / 2
        IMAG(B4) = ((I1-I2) + (R3-R4)) /2
* THE FIRST TWO STAGES OF A RADIX-2 N-POINT DIT FFT CAN BE *
* IMPLEMENTED WITH A SPECIAL RADIX-4 BUTTERFLY WHICH HAS A *
* UNITY TWIDDLE FACTOR USED TO SPEED UP THE EXECUTION TIME *
* OF THE FFT WITH THE ABOVE EQUATIONS. WHEN USING THESE *
* EQUATIONS, ALL INPUT VALUES MUST BE WITHIN THE RANGE
* -1 <= X < 1.0. TOTAL NUMBER OF INTRUCTIONS IS 37.
* EXECUTION TIME IS EQUIVALENT TO 39 MACHINE CYCLES.
*********************
```

```
THE FOLLOWING STEPS ARE USED TO IMPLEMENT THE SPECIAL
  RADIX-4 MACRO 'COMBO' FOR THE FIRST TWO STAGES OF AN
  N-POINT RADIX-2 DIT FFT.
  STEP 1
               STEP 2
                                  STEP 3
  ---
               -----
                                  -----
  R1 R1
               (R1+R2)/1
                                  [(R1+R2)+(R3+R4)]/2
  I1 I1
               (I1+I2)/1
                                  [(11+12)+(13+14)]/2
  R2 R2
               [(R1-R2)+(I3-I4)]/2 [(R1-R2)+(I3-I4)]/2
  12 12
               [(I1-I2)-(R3-R4)]/2 [(I1-I2)-(R3-R4)]/2
  R3 (R3+R4)/1 (R3+R4)/1
                                  [(R1+R2)-(R3+R4)]/2 *
  I3 (I3+I4)/1 (I3+I4)/1
                                  [(11+12)-(13+14)]/2
  R4 (R3-R4)/1 [(R1-R2)-(I3-I4)]/2 [(R1-R2)-(I3-I4)]/2 *
  I4 (I3-I4)/1 R4--->I4:=(R3-R4)/1
               [(I1-I2)+(R3-R4)]/2 [(I1-I2)+(R3-R4)]/2
*****************
```

R1, I1, R2, I2, R3, I3, R4, I4

SMACRO

\*

```
CALCULATE PARTIAL TERMS FOR R3.R4.I3 AND I4
LAC
          :R3:,14 ACC := (1/4)(R3)
ADD
          :R4:.14 ACC := (1/4)(R3+R4)
SACH
          :R3:.1
                   R3 := (1/2)(R3+R4)
SUB
                  ACC := (1/4)(R3+R4)-(1/2)(R4)
          :R4:.15
SACH
          :R4:,1
                   R4 := (1/2)(R3-R4)
LAC
          :I3:,14 ACC := (1/4)(I3)
ADD
          :I4:,14 ACC := (1/4)(I3+I4)
SACH
          :13:.1
                  I3 := (1/2)(I3+I4)
SUB
          :I4:,15 ACC := (1/4)(I3+I4)-(1/2)(I4)
SACH
          :14:.1
                  I4 := (1/2)(I3-I4)
CALCULATE PARTIAL TERMS FOR R2.R4.I2 AND I4
LAC
          :R1:,14 ACC := (1/4)(R1)
ADD
                  ACC := (1/4)(R1+R2)
          :R2:.14
SACH
          :R1:,1
                   R1 := (1/2)(R1+R2)
SIIR
          :R2:,15 ACC := (1/4)(R1+R2)-(1/2)(R2)
ADD
          :14:.15
                   ACC := (1/4)[(R1-R2)+(I3-I4)]
SACH
          :R2:
                   R2 := (1/4)[(R1-R2)+(I3-I4)]
SUBH
          :14:
                   ACC := (1/4)[(R1-R2)-(I3-I4)]
DMOV
          :R4:
                   I4 := R4 = (1/2)(R3-R4)
SACH
          :R4:
                   R4 := (1/4)[(R1-R2)-(I3-I4)]
LAC
          :I1:,14 ACC := (1/4)(I1)
ADD
          :12:,14
                  ACC := (1/4)(I1+I2)
SACH
          :11:.1
                   I1 := (1/2)(I1+I2)
SUB
          :12:,15
                   ACC := (1/4)(11+12)-(1/2)(12)
SUB
          :14:,15
                   ACC := (1/4)[(I1-I2)-(R3-R4)]
SACH
          :12:
                   I2 := (1/4)[(I1-I2)-(R3-R4)]
ADDH
          :14:
                   ACC := (1/4)[(I1-I2)+(R3-R4)]
SACH
          : I4 :
                   I4 := (1/4)[(I1-I2)+(R3-R4)]
CALCULATE PARTIAL TERMS FOR R1.R3.I1 AND I3
LAC
          :R1:,15 ACC := (1/4)(R1+R2).
ADD
          :R3:,15
                   ACC := (1/4)[(R1+R2)+(R3+R4)]
SACH
          :R1:
                   R1 := (1/4)[(R1+R2)+(R3+R4)]
SURH
          :R3:
                   ACC := (1/4)[(R1+R2)-(R3+R4)]
SACH
          :R3:
                   R3 := (1/4)[(R1+R2)-(R3+R4)]
LAC
          :11:,15
                   ACC := (1/4)(I1+I2)
ADD
          :13:,15
                  ACC := (1/4)[(11+12)+(13+14)]
SACH
          :11:
                   I1 := (1/4)[(I1+I2)+(I3+I4)]
SUBH
          :13:
                   ACC := (1/4)[(I1+I2)-(I3+I4)]
SACH
          :13:
                   13 := (1/4)[(11+12)-(13+14)]
SEND
```

# APPENDIX B FFT MACRO LIBRARY (INDIRECT ADDRESSING)

# A P P E N D I X B

\* THIS THS32020 FFT HACRO LIBRARY CONTAINS A TOTAL OF 7

\* MACROS FOR IMPLEMENTING A GENERAL RADIX-2 DIT N-POINT \*

\* FFT USING INDIRECT ADDRESS FORMAT OF THE THS32020. ALL

\* DIT BUTTERFLIES ARE IMPLEMENTED WITH DYNAMIC SCALING TO \*

\* AVOID ARITHMETIC OVERFLOWS. 2'S COMPLEMENT FIXED-POINT \*

\* FRACTIONAL ARITHMETIC IS USED THROUGHOUT. HHILE THESE \*

\* MACROS ARE NOT NECESSARILY OPTIMISED FOR SPEED, THEY \*

\* ARE SO STRUCTURED THAT NO INTERMEDIATE OR TEMPORARY \*

\* REGISTERS ARE REQUIRED FOR THEIR EXECUTION. HENCE, \*

\* THESE MACROS ARE PARTICULARLY USEFUL IN APPLICATIONS \*

\* HHERE MEMORY SPACE PROVES TO BE CRITICAL. IN ADDITION, \*

\* ALL FFT COMPUTATIONS ARE DONE IN PLACE AND THE REAL AND \*

\* IMAGINARY PARTS OF ALL COMPLEX INPUTS ARE ASSUMED TO BE \*

\* IN CONSECUTIVE DATA THEMORY LOCATIONS. \*

\*\*\*\*\*\*\*\*\*\*\*\*

```
MACRO 1: W=1, k=0.
        P=(PR+iPI)
                      P+Q=(PR+QR)+j(PI+QI)
        Q=(OR+jOI)
                      P-0=(PR-OR)+i(PI-OI)
          -j(2(pi)/N)k
                      = COS[(2(pi)/N)k] - jSIN\{(2(pi)/N)k\}
                    =WR+jWI =1
  ALL OUTPUT SAMPLES ARE SCALED DOWN BY 2 TO ACCOMMODATE
 A 1-BIT OVERFLOW. HOWEVER, NO OVERFLOWS WILL OCCUR
  FOR FRACTIONAL INPUTS OF THE FORM X : -1 <= X < 1. A
  TOTAL OF 12 INSTRUCTIONS ARE USED SUCH THAT EXECUTION
 TIME IS EQUAL TO 14 MACHINE CYCLES.
  MACRO ENTRY CONDITION: ARP MUST POINT AT AR1
  MACRO EXIT CONDITION : ARP MUST POINT AT AR1
  MEMORY ADDRESS BIAS : BIAS FOR DATA MEMORY PAGE 4
*********************
        $MACRO PR.OR.BIAS
        INITIALISE AUXILIARY REGISTERS
        LRLK
                AR1,:PR:+:BIAS: AR1 POINTS TO PR
        LRLK
                AR2,:QR:+:BIAS: AR2 POINTS TO QR
        CALCULATE Re[P+Q] AND Re[P-Q]
        I.AC
                 *,15,AR2
                           ACC := (1/2)(PR)
```

ADD

SACH

SUBH

SACH

LAC

ADD

SACH

SUBH

SACH

SEND

\*.15.AR1

\*+,0,AR2

\*+,0,AR1

\*,15,AR2

\*,15,AR1

\*-.0.AR2

\*-,0,AR1

CALCULATE Im[P+Q] AND Im[P-Q]

ACC := (1/2)(PR+OR)

PR := (1/2)(PR+QR)

OR := (1/2)(PR-OR)

ACC := (1/2)(PI)

ACC := (1/2)(PI+OI)

PI := (1/2)(PI+QI)

QI := (1/2)(PI-QI)

ACC := (1/2)(PI+QI)-(QI)

ACC := (1/2)(PR+QR)-(QR)

```
******************
        MACRO 2: W=-j, k=N/4.
        P=(PR+jPI)
                      P-jQ=(PR+QI)+j(PI-QR)
                  \ /
        Q=(QR+jQI)
                      P+jQ=(PR-QI)+j(PI+QR)
           -j(2(pi)/N)k
        W≃e
                      =COS[(2(pi)/N)k]-jSIN[(2(pi)/N)k]
                    =WR+jWI =-j
  ALL OUTPUT SAMPLES ARE SCALED DOWN BY 2 TO ACCOMMODATE
  A 1-BIT OVERFLOW, HOWEVER, NO OVERFLOWS WILL OCCUR
  FOR FRACTIONAL INPUTS OF THE FORM X : -1 <= X < 1. A
  TOTAL OF 13 INSTRUCTIONS ARE USED SUCH THAT EXECUTION
  TIME IS EQUAL TO 15 MACHINE CYCLES.
  WARNING: THIS MACRO REQUIRES THE INPUT SAMPLES OR AND
           QI TO BE IN CONSECUTIVE DATA MEMORY LOCATIONS
           ASCENDING ORDER. THE FOLLOWING STEPS ARE USED
           TO IMPLEMENT THIS MACRO:
          (1) [PI-OR] ----> [PI]
          (2) [PI+OR] ----> [OR]
          (3) [PR+OI] ----> [PR]
          (4) [PR-QI] ----> [ACC]
                     ----> [QI]
          (5) [OR]
          (6) [ACC] ----> [OR]
  MACRO ENTRY CONDITION: ARP MUST POINT AT AR1
  MACRO EXIT CONDITION : ARP MUST POINT AT AR1
  MEMORY ADDRESS BIAS : BIAS FOR DATA MEMORY PAGE 4
*****************
        $MACRO PR, OR, BIAS
        INITIALISE AUXILIARY REGISTERS
        LRLK
                AR1,:PR:+:BIAS:+1 AR1 POINTS TO PI
        LRLK
                AR2.:OR:+:BIAS: AR2 POINTS TO OR
        CALCULATE Re[P+jQ] AND Re[P-jQ]
        LAC
                *.15.AR2
                           ACC := (1/2)(PI)
        SUB
                *,15,AR1
                           ACC := (1/2)(PI-QR)
        SACH
                *-.0.AR2
                           PI := (1/2)(PI-OR)
        ADDH
                           ACC := (1/2)(PI-OR)+(OR)
        SACH
                *+,0,AR1
                           OR := (1/2)(PI+OR)
        CALCULATE Im[P+jQ] AND Im[P-jQ]
        LAC
                *,15,AR2
                           ACC := (1/2)(PR)
        ADD
                *,15,AR1
                           ACC := (1/2)(PR+QI)
```

```
SEND
*******************
        MACRO 3:
                    k=N/8.
                    P+Q+W=(PR+Re[Q+W])+j(PI+Im[Q+W])
        P=(PR+jPI)
        Q=(QR+jQI) P-Q*W=(PR-Re[Q*W])+j(PI-Im[Q*W])
            -j(2(pi)/N)k
        W =e
                       =COS((pi)/4)-jSIN((pi)/4)=WR+jWI
                      =WR+iWI
        LET
                    W=|COS((pi)/4)|=|SIN((pi)/4)|
        THEN
                 [O+W]=(OR+OI)+W+j(OI-OR)+W
               Re[O*W]=(OI+OR)*W
               Im[Q*W]=(QI-QR)*W
  ALL OUTPUT SAMPLES ARE SCALED DOWN BY 2 TO ACCOMMODATE
  A 1-BIT OVERFLOW. HOWEVER, NO OVERFLOWS WILL OCCUR
  FOR FRACTIONAL INPUTS OF THE FORM X : -1 <= X < 1. A
  TOTAL OF 22 INSTRUCTIONS ARE USED SUCH THAT EXECUTION
  TIME IS EQUAL TO 24 MACHINE CYCLES. THIS MACRO REQUIRES *
  W TO BE THE ABSOLUTE VALUE (MAGNITUDE) OF COS( /4) AND
  SIN( /4). THE SIGNS OF THESE TRIG FUNCTIONS HAVE BEEN
  TAKEN CARE OF IN THE CODE.
   MACRO ENTRY CONDITION: ARP MUST POINT AT AR1
  MACRO EXIT CONDITION : ARP MUST POINT AT AR1
   MEMORY ADDRESS BIAS : BIAS FOR DATA MEMORY PAGE 4
************
        SMACRO
                 PR.OR.BIAS
                 AR1,:OR:+:BIAS:+1 AR1 POINTS TO OI
        LRLK
        LRLK
                 AR2.:PR:+:BIAS:
                                  AR2 POINTS TO PR
        LAC
                            ACC := (1/4)(QI)
                 *-,14
                            ACC := (1/4)(QI-QR)
        SUB
                 *+,14
        SACH
                 *-.1
                            OI := (1/2)(OI-OR)
        ADD
                 *.15
                            ACC := (1/4)(QI+QR)
        SACH
                 *,1,AR2
                            OR := (1/2)(OI+OR)
        LAC
                 *,14,ARO
                            ACC := (1/4)(PR)
                            T :=W=COS(PI/4)=SIN(PI/4)
        LT
                 *.AR1
        MPY
                 *,AR2
                            P := (1/4)(QI+QR)*W
        APAC
                            ACC := (1/4)[PR+(QI+QR)*W]
        SACH
                 *+.1.AR1
                            PR := (1/2)[PR+(OI+OR)*W]
                            ACC := (1/4)(PR)
        SPAC
        SPAC
                            ACC := (1/4)[PR-(QI+QR)*W]
        SACH
                 *+,1,AR2
                            QR := (1/2)[PR-(QI+QR)*W]
                            ACC := (1/4)(PI)
        LAC
                 *,14,AR1
```

ACC := (1/2)(PR+QI)-(QI)

QR := (1/2)(PR-QI)

OR -> OI

SUBH

DMOV

SACH

\*.0.AR1

SACH

\*,0,AR2

PR := (1/2)(PR+QI)

```
MPY
         *.AR2
                     P := (1/4)(QI-QR)*W
APAC
                     ACC := (1/4)[PI+(QI-QR)*W]
SACH
         *-,1,AR1
                    PI := (1/2)[PI+(QI-QR)*W]
SPAC
                     ACC := (1/4)(PI)
SPAC
                     ACC := (1/4)[PI-(QI-QR)*W]
SACH
         *-,1,AR1
                    QI := (1/2)[PI-(QI-QR)*W]
SEND
```

\*

```
MACRO 4:
                      k=3N/8.
         P=(PR+jPI)
                     P+Q*W=(PR+Re[Q*W])+j(PI+Im[Q*W])
                  \ /
         Q=(QR+jQI) P-Q*W=(PR-Re[Q*W])+j(PI+Im[Q*W])
            -j(2(pi)/N)k
         W =e
                         =COS(3(pi)/4)-jSIN(3(pi)/4)
                       =WR+jWI
         LET
                      W=|COS(3(pi)/4)|=|SIN(3(pi)/4)|
                  [0*W]=(QI-QR)*W-j(QI+QR)*W
                RE[Q*W]=(QI-QR)*W
                IM[0*W]=(0I+OR)*W
  ALL OUTPUT SAMPLES ARE SCALED DOWN BY 2 TO ACCOMMODATE
  A 1-BIT OVERFLOW. HOWEVER, NO OVERFLOWS WILL OCCUR
  FOR FRACTIONAL INPUTS OF THE FORM X : -1 <= X < 1. A
* TOTAL OF 22 INSTRUCTIONS ARE USED SUCH THAT EXECUTION
* TIME IS EQUAL TO 24 MACHINE CYCLES. THIS MACRO REQUIRES *
* W TO BE THE ABSOLUTE VALUE (MAGNITUDE) OF COS(3 /4) AND *
  SIN(3 /4). THE SIGNS OF THESE TRIG FUNCTIONS HAVE BEEN *
  TAKEN CARE OF IN THE CODE.
  MACRO ENTRY CONDITION: ARP MUST POINT AT AR1
  MACRO EXIT CONDITION : ARP MUST POINT AT AR1
```

```
*******************
P3BY4I
       $MACRO
               PR,OR,BIAS
        LRLK
                AR1,:QR:+:BIAS:+1 AR1 POINTS TO QI
        LRLK
                AR2.:PR:+:BIAS:
                                AR2 POINTS TO PR
        LAC
                *-.14
                           ACC := (1/4)(QI)
        SUB
                *+.14
                           ACC := (1/4)(QI-QR)
        SACH
                *-,1
                           OI := (1/2)(OI - OR)
        ADD
                *.15
                           ACC := (1/4)(QI+QR)
        SACH
                *+.1.AR2
                           QR := (1/2)(QI+QR)
        LAC
                *,14,AR0
                           ACC := (1/4)(PR)
        LT
                *, AR1
                           T :=W=COS( /4)=SIN( /4)
```

P := (1/4)(QI-QR)\*W

ACC := (1/4)[PR+(OI-OR)\*W]

PR := (1/2)[PR+(OI-OR)\*W]

\*-,AR2

\*+,1,AR1

MPY

APAC

SACH

MEMORY ADDRESS BIAS : BIAS FOR DATA MEMORY PAGE 4

```
SPAC
                     ACC := (1/4)(PR)
SPAC
                     ACC := (1/4)[PR-(QI-QR)*W]
MPY
                     P := (1/4)(QI+QR)*W
SACH
         *+,1,AR2 ·
                     QR := (1/2)[PR-(QI-QR)*W]
LAC
         *.14
                     ACC := (1/4)(PI)
SPAC
                     ACC := (1/4)[PI-(QI+QR)*W]
SACH
         *-,1,AR1
                     PI := (1/2)[PI-(QI+QR)*W]
APAC
                     ACC := (1/4)(PI)
APAC
                     ACC := (1/4)[PI+(QI+QR)*W]
SACH
         *-.1.AR1
                    QI := (1/2)[PI+(OI+OR)*W]
SEND
```

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* MACRO 5: A' \ / \ /\ \ / B2 B'\ / \ / C'/ \ / \ \ / /\ B3 /\ A = R1+jI1B = R2+jI2C = R3 + jI3D = R4+jI4A' = (R1+R2) + j(I1+I2)B' = (R1-R2) + j(I1-I2)C' = (R3+R4) + j(R3+R4)D' = (R3-R4) + j(R3-R4)B1 = A'+C' B2 = B'-iD' B3 = A'-C' B4 = B' + jD'REAL(B1) = ((R1+R2) + (R3+R4)) / 2IMAG(B1) = ((I1+I2) + (I3+I4)) /2REAL(B2) = ((R1-R2) + (I3-I4)) / 2IMAG(B2) = ((I1-I2) - (R3-R4)) / 2REAL(B3) = ((R1+R2) - (R3+R4)) / 2IMAG(B3) = ((I1+I2) - (I3+I4)) /2

```
REAL(B4) = ((R1-R2) - (I3-I4)) / 2

IMAG(B4) = ((I1-I2) + (R3-R4)) / 2
```

\* THE FIRST TWO STAGES OF A RADIX-2 N-POINT DIT FFT CAN BE \*
\* IMPLEMENTED WITH A SPECIAL RADIX-4 BUTTERFLY WHICH HAS A \*
\* UNITY TWIDDLE FACTOR USED TO SPEED UP THE EXECUTION TIME \*
\* OF THE FFT WITH THE ABOVE EQUATIONS. WHEN USING THESE \*
\* EQUATIONS, ALL INPUT VALUES HUST BE WITHIN THE RANGE \*
\* -1 <= X < 1.0. TOTAL NUMBER OF INTRUCTIONS IS 39. \*
\* EXECUTION TIME IS EQUIVALENT TO 41 HACHIME CYCLES. \*

\*\*\*\*\*\*\*\*\*\*\*

```
STEP 3
                STEP 2
  STEP 1
                                     -----
· -----
                -----
                                      [(R1+R2)+(R3+R4)]/2
* R1 R1
                (R1+R2)/1
                                     [(11+12)+(13+14)]/2
  I1 I1
                (I1+I2)/1
                [(R1-R2)+(I3-I4)]/2 [(R1-R2)+(I3-I4)]/2
  R2 R2
                [(I1-I2)-(R3-R4)]/2 [(I1-I2)-(R3-R4)]/2
  12 12
                                      [(R1+R2)-(R3+R4)]/2
  R3 (R3+R4)/1 (R3+R4)/1
                                     [(11+12)-(13+14)]/2
  13 (13+14)/1 (13+14)/1
  R4 (R3-R4)/1 [(R1-R2)-(I3-I4)]/2 [(R1-R2)-(I3-I4)]/2
  I4 (I3-I4)/1 R4--->I4:=(R3-R4)/1
                 [(I1-I2)+(R3-R4)]/2 [(I1-I2)+(R3-R4)]/2
    IN THE FOLLOWING CODE, ALL IMAGINARY TERMS (I'S) ARE
    ASSUMED TO IN LOCATIONS CONSECUTIVE TO THOSE OF THE
    REAL TERMS (R'S). THEREFORE, THE ADDRESS OF EACH
    IMAGINARY TERM (I) IS REPRESENTED AS (R+1).
```

### CALCULATE PARTIAL TERMS FOR R3,R4,I3 AND I4

```
ACC := (1/4)(R3)
          :R3:-:BIAS:.14
LAC
          :R4:-:BIAS: .14
                             ACC := (1/4)(R3+R4)
ADD
                             R3 := (1/2)(R3+R4)
          :R3:-:BIAS:,1
SACH
                             ACC := (1/4)(R3+R4)-(1/2)(R4)
SUB
          :R4:-:BIAS:,15
          :R4:-:BIAS:.1
                             R4 := (1/2)(R3-R4)
SACH
                             ACC := (1/4)(I3)
LAC
          :R3:+1-:BIAS:.14
                             ACC := (1/4)(I3+I4)
          :R4:+1-:BIAS:,14
ADD
          :R3:+1-:BIAS:,1
                             I3 := (1/2)(I3+I4)
SACH
                             ACC := (1/4)(13+14)-(1/2)(14)
SUB
          :R4:+1-:BIAS:.15
          :R4:+1-:BIAS:,1
                             I4 := (1/2)(I3-I4)
SACH
```

```
CALCULATE PARTIAL TERMS FOR R2,R4,I2 AND I4
```

```
LAC
          :R1:-:BIAS:,14
                             ACC := (1/4)(R1)
ADD
          :R2:-:BIAS:.14
                             ACC := (1/4)(R1+R2)
SACH
          :R1:-:BIAS:.1
                             R1 := (1/2)(R1+R2)
SUB
          :R2:-:BIAS:.15
                             ACC := (1/4)(R1+R2)-(1/2)(R2)
ADD
          :R4:+1-:BIAS:,15
                             ACC := (1/4) \{ (R1-R2) + (I3-I4) \}
SACH
          :R2:-:BIAS:
                             R2 := (1/4)[(R1-R2)+(I3-I4)]
SURH
          :R4:+1-:BIAS:
                             ACC := (1/4)[(R1-R2)-(I3-I4)]
DMOV
          :R4:-:BIAS:
                             I4 := R4 = (1/2)(R3-R4)
SACH
          :R4:-:BIAS:
                             R4 := (1/4)[(R1-R2)-(I3-I4)]
LAC
          :R1:+1-:BIAS:,14
                             ACC := (1/4)(I1)
ADD
          :R2:+1-:BIAS:.14
                             ACC := (1/4)(I1+I2)
SACH
          :R1:+1-:BIAS:,1
                             I1 := (1/2)(I1+I2)
SUB
          :R2:+1-:BIAS:,15
                             ACC := (1/4)(I1+I2)-(1/2)(I2)
SUB
          :R4:+1-:BIAS:.15
                             ACC := (1/4)[(I1-I2)-(R3-R4)]
SACH
          :R2:+1-:BIAS:
                             I2 := (1/4)[(I1-I2)-(R3-R4)]
ADDH
          :R4:+1-:BIAS:
                             ACC := (1/4)[(I1-I2)+(R3-R4)]
SACH
          :R4:+1-:BIAS:
                             I4 := (1/4)[(I1-I2)+(R3-R4)]
```

### CALCULATE PARTIAL TERMS FOR R1,R3,I1 AND I3

```
LAC
          :R1:-:BIAS:.15
                             ACC := (1/4)(R1+R2).
ADD
          :R3:-:BIAS: .15
                             ACC := (1/4)[(R1+R2)+(R3+R4)]
SACH
          :R1:-:BIAS:
                             R1 := (1/4)[(R1+R2)+(R3+R4)]
          :R3:-:BIAS:
SUBH
                             ACC := (1/4)[(R1+R2)-(R3+R4)]
SACH
          :R3:-:BIAS:
                             R3 := (1/4)[(R1+R2)-(R3+R4)]
LAC
          :R1:+1-:BIAS:,15
                             ACC := (1/4)(I1+I2)
ADD
          :R3:+1-:BIAS:.15
                             ACC := (1/4)[(I1+I2)+(I3+I4)]
SACH
          :R1:+1-:BIAS:
                             I1 := (1/4)[(I1+I2)+(I3+I4)]
SURH
          :R3:+1-:BIAS:
                             ACC := (1/4)[(11+12)-(13+14)]
SACH
          :R3:+1-:BIAS:
                             I3 := (1/4)[(I1+I2)-(I3+I4)]
SEND
```

### MACRO 6: A GENERAL RADIX-2 DIT FFT 'BUTTERFLY'

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

ALL OUTPUT SAMPLES ARE SCALED DOWN BY 2 TO ACCOMMODATE A 1-BIT OVERFLOW. HOWEVER, NO OVERFLOWS WILL OCCUR FOR FRACTIONAL IMPUTS OF THE FORM X: -1 <= x < 1. A TOTAL OF 25 INSTRUCTIONS ARE USED SUCH THAT EXECUTION TIME IS EQUAL TO 27 MACHINE CYCLES. THIS MACRO REQUIRES W TO BE THE ABSOLUTE VALUE (MACNITUDE) OF COS(0) AND SIN(0). THE SIGNS OF THESE TRIG FUNCTIONS HAVE BEEN TAKEN CARE OF IN THE CODE.

```
MACRO ENTRY CONDITION: ARP MUST POINT AT ARI
* MACRO EXIT CONDITION : ARP MUST POINT AT AR1
  MEMORY ADDRESS BIAS : BIAS FOR DATA MEMORY PAGE 4
***************
BTRFLI SMACRO
                PR,QR,WR,WI,BIAS
       INITIALISE AUXILIARY REGISTERS
       LRLK
                AR1.:OR:+:BIAS:+1 AR1 POINTS TO OI
       LRLK
                AR2,:PR:+:BIAS: AR2 POINTS TO PR
       CALCULATE OR*WR + QI*WI AND STORE RESULT IN QI
       LT
                           T-REGISTER := OI
                 :WI:
       MPYK
                           P-REGISTER := (1/16)(QI+WI)
       LTP
                            ACC := (1/16)(QI*WI); T-REGISTER=QR
                *
       MPYK
                 :WR:
                           P-REGISTER := (1/16)(OR*WR)
       APAC
                            ACC := (1/16)(OR*WR+OI*WI)
       SFR
                            ACC := (1/32)(QR*WR+QI*WI)
       SACH
                            OR := (1/2)(OR*WR+OI*WI)
                *+.4
       CALCULATE QI*WR - QR*WI AND STORE RESULT IN QR
       MPYK
                -:WI:
                           P-REGISTER := (1/16)(-OR*WI)
       LTP
                           ACC := (1/16)(-OR*WI); T-REGISTER=OI
       MPYK
                :WR:
                           P-REGISTER := (1/16)(QI+WR)
       APAC
                            ACC := (1/16)(OI *WR - OR *WI)
       SFR
                           ACC := (1/32)(01*WR-OR*WI)
       SACH
                *-,4,AR2
                           QI := (1/2)(QI*WR-QR*WI)
       CALCULATE Re[P+j0] & Re[P-j0] STORE RESULTS in PR & OR
       LAC
                *.14.AR1
                           ACC := (1/4)PR
                           ACC := (1/4)[PR+(QR*WR+QI*WI)]
       ADD
                *,15,AR2
       SACH
                *+,1,AR1
                           PR := (1/2)[PR+(OR+WR+OI+WI)]
       SUBH
                           ACC := (1/4)[PR-(QR+WR+QI+WI)]
       SACH
                *+,1,AR2
                           QR := (1/2)[PR-(QR+WR+QI+WI)]
       CALCULATE Im[P+jQ] & Im[P-jQ] STORE RESULTS in PI & QI
       LAC
                *,14,AR1
                           ACC := (1/4)PI
       ADD
                *.15.AR2
                            ACC := (1/4)[PI+(OI+WR-QR+WI)]
       SACH
                *-,1,AR1
                           PI := (1/2)[PI+(QI+WR-QR+WI)]
       SUBH
                            ACC := (1/4)[PI-(OI*WR-OR*WI)]
       SACH
                *-.1.AR1
                           QI := (1/2)[PI-(QI+WR-QR+WI)]
       SEND
**********
       MACRO 7: RADIX-2 INPUT BIT REVERSAL
       ENTRY CONDITION: ARP MUST POINT AT AR1
```

```
EXIT CONDITION: ARP MUST POINT AT AR1
      A TOTAL OF 10 INSTRUCTIONS ARE USED SUCH THAT
       EXECUTION TIME IS EQUAL TO 12 MACHINE CYCLES.
**********************
BITRVI SMACRO
              PR,QR,BIAS
       INITIALISE AUXILIARY REGISTERS
       LRLK
                AR1,:PR:+:BIAS: AR1 POINTS TO PR
      LRLK
                AR2,:OR:+:BIAS: AR2 POINTS TO OR
      ZALH
                *,AR2
       ADDS
                *.AR1
       SACL
                *+.0.AR2
       SACH
                *+,0,AR1
       ZALH
                *,AR2
       ADDS
                *,AR1
       SACL
                *-,0,AR2
       SACH
                *-,0,AR1
       SEND
```

# APPENDIX C A 256-POINT, RADIX-2 DIT FFT IMPLEMENTATION

	APPE	ENDIX C		X034
				X035
				X036
	IDT	'FFT256'		X037
*****		************	***	X038
*			*	X039
	256-POINT F	RADIX-2 DIT COMPLEX FFT FOR THE TMS32020	*	X040
			*	X041
*			*	X042
	E EOTTOWING	FILE RAD2FFT.MAC CONSISTS OF ALL THE	*	X043
		O IN APPENDIX B	*	X044
	CKOS LISIEL	J IN AFFENDIA B	÷	X045
*		**********		X046
*	*****	********	^^^	X047
*	CODY	RAD2FFT.MAC		X048
*	COFI	RRD2FF1.HAC		X049
**		**********		X050
	*****	*********	*	X051
* DA*	m. WEWORK !	MAP FOR PAGES 4, 5, 6 AND 7 (BLOCKS BO, B1	**	X052
	IA MEMORY I	MAP FOR PAGES 4, 5, 6 AND / (BLOCKS BU, BI	/ * *	X053
*				X054
	*****	*********	***	X055
*	2020	•		X056
	DORG	0		X057
*			0)	X058
*	DATA MI	EMORY PAGE 4 (STARTING ADDRESS 512 OR >20	0)	X059
*		• •		X060
X000		0,0		X061
X001	DATA	0,0		X062
X002	DATA	0,0		X063
X003	DATA	0,0		*
X004	DATA DATA	0,0		*
X005		0,0		*
X006	DATA	0,0		X064
X007	DATA	0,0		X065
X008	DATA	0,0		X066
X009	DATA	0,0		X067
X010	DATA	0,0		X068
X011	DATA	0,0		X069
X012	DATA	0,0		X070
X013	DATA	0,0		X071
X014	DATA	0,0		X072
X015	DATA	0,0		X073
X016	DATA	0,0		X074
X017	DATA	0,0		X075
X018	DATA	0,0		X076
X019	DATA	0,0		X077
X020	DATA	0,0		X078
X021	DATA	0,0		X079
X022	DATA	0,0		X080
X023	DATA	0,0		X081
X024 X025	DATA DATA	0,0 0,0		X082
X025 X026				X083
	DATA	0,0		X084
X027	DATA	0,0		X085
X028	DATA	0,0		X086
X029	DATA	0,0		X087
X030	DATA	0,0		X088
X031	DATA	0,0		X089
X032	DATA	0,0		X090
X033	DATA	0,0		,

```
X034
         DATA
                   0,0
         DATA
                   0,0
                   0,0
         DATA
         DATA
                   0,0
         DATA
         DATA
                   0,0
         DATA
                   0,0
         DATA
                   0,0
         DATA
                   0,0
         DATA
         DATA
         DATA
                   0,0
         DATA
                   0,0
         DATA
         DATA
         DATA
                   0,0
         DATA
         DATA
         DATA
                  0,0
         DATA
         DATA
         DATA
         DATA
                   0,0
                   0,0
         DATA
         DATA
                   0,0
0,0
0,0
         DATA
         DATA
         DATA
         DATA
                   0,0
         DATA
                  0,0
         DATA MEMORY PAGE 5 (STARTING ADDRESS 640 OR >280)
         DATA
                   0,0
         DATA
         DATA
                   0,0
                   0,0
         DATA
         DATA
                   0,0
         DATA
                   0,0
         DATA
         DATA
                   0,0
         DATA
                   0,0
         DATA
                   0,0
         DATA
                   0,0
                   0,0
         DATA
         DATA
         DATA
         DATA
                   0,0
                   0,0
         DATA
DATA
                  0,0
         DATA
         DATA
         DATA
         DATA
                   0,0
         DATA
                   0,0
         DATA
                   0,0
         DATA
                   0,0
                   0,0
         DATA
         DATA
                   0,0
         DATA
```

```
0,0
X091
          DATA
                                                                                              X149
                                                                                                         DATA
                                                                                                                  0.0
X092
          DATA
                   0,0
                                                                                              X150
                                                                                                         DATA
                                                                                                                  0,0
X093
          DATA
                   0.0
                                                                                              X151
                                                                                                         DATA
                                                                                                                  0,0
X094
          DATA
                   0,0
                                                                                              X152
                                                                                                         DATA
                                                                                                                  0,0
X095
          DATA
                   0,0
                                                                                              X153
                                                                                                         DATA
                                                                                                                  0,0
          DATA
                   0,0
X096
                                                                                              X154
                                                                                                         DATA
                                                                                                                  0.0
X097
          DATA
                   0,0
                                                                                              X155
                                                                                                         DATA
                                                                                                                  0,0
X098
          DATA
                   0,0
                                                                                                         DATA
                                                                                              X156
                                                                                                                  0,0
X099
          DATA
                   0,0
                                                                                              X157
                                                                                                         DATA
                                                                                                                  0,0
          DATA
                   0,0
X100
                                                                                              X158
                                                                                                         DATA
                                                                                                                  0,0
X101
          DATA
                   0,0
                                                                                              X159
                                                                                                         DATA
                                                                                                                  0,0
X102
          DATA
                   0,0
                                                                                              X160
                                                                                                         DATA
                                                                                                                  0,0
X103
          DATA
                   0,0
                                                                                              X161
                                                                                                         DATA
                                                                                                                  0,0
X104
          DATA
                   0,0
                                                                                              X162
                                                                                                         DATA
                                                                                                                  0,0
X105
          DATA
                   0,0
                                                                                              X163
                                                                                                         DATA
                                                                                                                  0,0
X106
          DATA
                   0,0
                                                                                              X164
                                                                                                         DATA
                                                                                                                  0,0
                   0.0
X107
          DATA
                                                                                              X165
                                                                                                         DATA
                                                                                                                  0,0
X108
          DATA
                   0,0
                                                                                              X166
                                                                                                         DATA
                                                                                                                  0.0
X109
          DATA
                   0,0
                                                                                              X167
                                                                                                         DATA
                                                                                                                  0,0
X110
          DATA
                   0.0
                                                                                                         DATA
                                                                                                                  0,0
                                                                                              X168
          DATA
                   0.0
X111
                                                                                              X169
                                                                                                         DATA
                                                                                                                  0,0
X112
          DATA
                   0,0
                                                                                              X170
                                                                                                         DATA
                                                                                                                  0,0
X113
          DATA
                   0,0
                                                                                              X171
                                                                                                         DATA
                                                                                                                  0,0
          DATA
                   0,0
X114
                                                                                              X172
                                                                                                         DATA
                                                                                                                  0.0
X115
          DATA
                   0,0
                                                                                              X173
                                                                                                         DATA
                                                                                                                  0,0
X116
          DATA
                   0,0
                                                                                              X174
                                                                                                         DATA
                                                                                                                  0,0
X117
          DATA
                   0,0
                                                                                              X175
                                                                                                         DATA
                                                                                                                  0,0
X118
          DATA
                   0,0
                                                                                              X176
                                                                                                         DATA
                                                                                                                  0,0
X119
          DATA
                   0,0
                                                                                              X177
                                                                                                         DATA
                                                                                                                  0,0
X120
          DATA
                   0,0
                                                                                              X178
                                                                                                         DATA
                                                                                                                  0.0
          DATA
                   0,0
X121
                                                                                              X179
                                                                                                         DATA
                                                                                                                  0,0
X122
          DATA
                   0,0
                                                                                              X180
                                                                                                         DATA
                                                                                                                  0,0
X123
          DATA
                   0,0
                                                                                                         DATA
                                                                                                                  0,0
                                                                                              X181
          DATA
                   0.0
X124
                                                                                              X182
                                                                                                         DATA
                                                                                                                  0,0
X125
          DATA
                   0,0
                                                                                              X183
                                                                                                         DATA
                                                                                                                  0,0
X126
          DATA
                   0,0
                                                                                              X184
                                                                                                         DATA
                                                                                                                  0.0
X127
          DATA
                   0,0
                                                                                              X185
                                                                                                         DATA
                                                                                                                  0.0
          DATA MEMORY PAGE 6 (STARTING ADDRESS 768 OR >300)
                                                                                              X186
                                                                                                        DATA
                                                                                                                  0,0
                                                                                                                  0,0
                                                                                              X187
                                                                                                         DATA
                                                                                              X188
                                                                                                         DATA
                                                                                                                  0,0
X128
          DATA
                   0,0
                                                                                              X189
                                                                                                         DATA
                                                                                                                  0,0
X129
          DATA
                   0,0
                                                                                              X190
                                                                                                         DATA
                                                                                                                  0,0
X130
          DATA
                   0,0
                                                                                              X191
                                                                                                         DATA
                                                                                                                  0.0
X131
          DATA
                   0.0
X132
          DATA
                   0,0
                                                                                                         DATA MEMORY PAGE 7 (STARTING ADDRESS 896 OR >380)
X133
          DATA
                   0,0
          DATA
                   0.0
X134
                                                                                              X192
                                                                                                         DATA
                                                                                                                  0,0
X135
          DATA
                    0,0
                                                                                                                  0,0
                                                                                              X193
                                                                                                         DATA
          DATA
X136
                   0,0
                                                                                              X194
                                                                                                         DATA
                                                                                                                  0.0
X137
          DATA
                   0.0
                                                                                              X195
                                                                                                         DATA
                                                                                                                  0,0
X138
          DATA
                    0,0
                                                                                              X196
                                                                                                         DATA
                                                                                                                  0,0
X139
          DATA
                   0,0
                                                                                                                  0,0
                                                                                              X197
                                                                                                         DATA
X140
          DATA
                   0,0
                                                                                              X198
                                                                                                         DATA
                                                                                                                  0.0
X141
          DATA
                    0,0
                                                                                              X199
                                                                                                         DATA
                                                                                                                  0,0
X142
          DATA
                   0,0
                                                                                              X200
                                                                                                         DATA
                                                                                                                  0,0
X143
          DATA
                   0,0
                                                                                              X201
                                                                                                         DATA
                                                                                                                  0,0
X144
          DATA
                   0.0
                                                                                              X202
                                                                                                         DATA
                                                                                                                  0,0
X145
          DATA
                   0,0
                                                                                                         DATA
                                                                                                                  0,0
                                                                                              X203
X146
          DATA
                   0,0
                                                                                              X204
                                                                                                         DATA
                                                                                                                  0,0
X147
          DATA
                    0,0
```

X148

DATA

0,0

```
X205
         DATA
                  0,0
X206
         DATA
                  0,0
X207
         DATA
                  0,0
X208
         DATA
                  0,0
X209
         DATA
                  0,0
X210
         DATA
                  0,0
X211
         DATA
                  0,0
X212
         DATA
                  0.0
X213
         DATA
                  0,0
X214
         DATA
                 0,0
X215
         DATA
                  0,0
X216
         DATA
                 0,0
X217
         DATA
                 0,0
X218
         DATA
                  0,0
X219
         DATA
                 0,0
X220
         DATA
                  0,0
X221
         DATA
                  0,0
X222
         DATA
                  0,0
X223
         DATA
                  0.0
X224
         DATA
                 0,0
X225
         DATA
                 0,0
X226
         DATA
                  0,0
X227
         DATA
                  0,0
X228
         DATA
                 0,0
X229
         DATA
                  0.0
X230
         DATA
                 0.0
X231
         DATA
                 0,0
X232
         DATA
                  0,0
X233
         DATA
                  0,0
X234
         DATA
                 0,0
X235
         DATA
                  0,0
X236
         DATA
                  0,0
X237
         DATA
                 0,0
X238
         DATA
                  0,0
X239
         DATA
                  0,0
X240
         DATA
                 0,0
X241
         DATA
                  0,0
X242
         DATA
                 0,0
X243
         DATA
                  0,0
X244
         DATA
                  0,0
X245
         DATA
                  0,0
X246
         DATA
                 0,0
X247
         DATA
                  0,0
X248
         DATA
                  0,0
X249
         DATA
                 0,0
X250
         DATA
                  0.0
X251
         DATA
                  0,0
X252
         DATA
                 0,0
X253
         DATA
                  0.0
X254
         DATA
                  0,0
X255
         DATA
                 0,0
*******************
    DATA LOCATION IN BLOCK B2 FOR W=COS(45) OR SIN(45)
*******************
         DORG
                  96
         DATA
                 0
```

```
13-BIT TWIDDLE FACTORS FOR 256-POINT COMPLEX FFT
*********************
C000
                    4095
C001
                    4094
          EQU
C002
          EQU
                    4091
C003
          EQU
                    4085
C004
          EQU
                    4076
C005
          EQU
                    4065
C006
          EQU
                    4052
C007
          EQU
                    4036
C008
          EQU
                    4017
C009
          EQU
                    3996
C010
          EQU
                    3973
C011
          EQU
                    3948
C012
          EQU
                    3920
C013
          EQU
                    3889
C014
          EQU
                    3857
                    3822
C015
          EQU
C016
          EQU
                    3784
C017
          EQU
                    3745
C018
          EQU
                    3703
C019
          EQU
                    3659
C020
          EQU
                    3612
C021
          EQU
                    3564
C022
          EQU
                    3513
C023
          EQU
                    3461
C024
          EQU
                    3406
C025
          EQU
                    3349
C026
          EQU
                    3290
C027
          EQU
                    3229
C028
          EQU
                    3166
C029
          EQU
                    3102
C030
          EQU
                    3035
C031
          EQU
                    2967
C032
          EQU
                    2896
C033
          EQU
                    2824
C034
                    2751
          EQU
C035
          EQU
                    2675
C036
          EQU
                    2598
C037
          EQU
                    2520
C038
          EQU
                    2440
C039
          EQU
                    2359
C040
          EQU
                    2276
C041
         EQU
                    2191
C042
          EQU
                    2106
C043
          EQU
                    2019
C044
          EQU
                    1931
C045
          EQU
                    1842
C046
          EQU
                    1751
C047
          EQU
                    1660
C048
          EQU
                    1567
C049
          EQU
                    1474
C050
          EQU
                    1380
C051
          EQU
                    1285
C052
          EQU
                    1189
```

\*

C053	EQU	1092
C054	EQU	995
C055	EQU	897
C056	EQU	799
C057	EOU	700
C058		601
	EQU	
C059	EQU	501
C060	EQU	401
C061	EQU	301
C062	EQU	201
C063	EQU	101
C064	EQU	0
C065	EQU	-101
C066	EQU	-201
C067	EQU	-301
C068	EQU	-401
C069	EQU	-501
C070	EQU	-601
C071	EQU	-700
C072		-799
	EQU	
C073	EQU	-897
C074	EQU	-995
C075	EQU	-1092
C076	EOU	-1189
C077	EQU	-1285
C078	EQU	-1380
C079		-1474
	EQU	
C080	EQU	-1567
C081	EQU	-1660
C082	EQU	-1751
C083	EQU	-1842
C084	EQU	-1931
C085	EQU	-2019
C086	EQU	-2106
C087		-2191
	EQU	
C088	EQU	-2276
C089	EQU	-2359
C090	EQU	-2440
C091	EQU	-2520
C092	EQU	-2598
C093	EOU	-2675
C094	EQU	-2751
C095	EQU	-2824
C096	EQU	-2896
C097	EQU	-2967
C098	EQU	-3035
C099	EQU	-3102
C100	EQU	-3166
C101	EQU	-3229
C102	EQU	-3290
C103	EOU	-3349
C104		-3406
	EQU	
C105	EQU	-3461
C106	EQU	-3513
C107	EQU	-3564
C108	EQU	-3612
C109	EOU	-3659
C110	EQU	-3703
C111	EQU	-3745
C112	EQU	-3784
C112	υga	-3/04

		2000
C113	EQU	-3822
C114	EQU	-3857
C115	EOU	-3889
C116	EQU	-3920
C117	EQU	-3948
C118	EQU	-3973
C119	EÕU	-3996
		-4017
C120	EQU	
C121	EQU	-4036
C122	EQU	-4052
C123	EQU	-4065
C124		-4076
	EQU	
C125	EQU	-4085
C126	EQU	-4091
C127	EÕU	-4094
*	-20	
		_
S000	EQU	0
S001	EQU	101
S002	EQU	201
5003	EOU	301
S004	EQU	401
S005	EQU	501
S006	EQU	601
5007	EQU	700
5008	EQU	799
5009	EQU	897
S010	EQU	995
S011	EOU	1092
		1189
5012	EQU	
S013	EQU	1285
S014	EQU	1380
S015	EQU	1474
5016		1567
	EQU	
S017	EQU	1660
S018	EQU	1751
S019	EQU	1842
S020	EQU	1931
		2019
S021	EQU	
S022	EQU	2106
5023	EQU	2191
S024	EQU	2276
S025	EOU	2359
S026	EQU	2440
S027	EQU	2520
5028	EQU	2598
5029	EQU	2673
S030	EQU	2751
S031	EQU	2824
S032	EQU	2896
S033	EOU	2967
		3035
S034	EQU	
S035	EQU	3102
S036	EQU	3166
S037	EÕU	3229
5038	EQU	3290
S039	EQU	3349
5040	EQU	3406
S041	EQU	3461
5042	EOU	3513
S043	EQU	3564

S044	EOU	3612
S045	EQU	3659
S046	EQU	3703
S047	EQU	3745
S048	EQU	3784
S049	EQU	3822
S050	EOU	3857
S051	EQU	3889
S052	EQU	3920
S053	EQU	3948
S054	EQU	3973
S055	EOU	3996
S056	EQU	4017
S057	EQU	4036
S058	EQU	4052
S059	EQU	4065
S060	EQU	4076
S061	EQU	4085
S062	EOU	4091
S063	EQU	4094
S064	EQU	4095
S065	EOU	4094
5066	EQU	4091
S067	EQU	4085
S068	EOU	4076
S069	EQU	4065
S070	EQU	4052
5071	EQU	4036
S072	EQU	4017
S073	EQU	3996
5074	EQU	3973
5075		
	EQU	3948
S076	EQU	3920
S077	EOU	3889
5078		
	EQU	3857
S079	EQU	3822
S080	EQU	3784
5,081	EQU	3745
S082	EQU	3703
S083	EQU	3659
S084	EQU	3612
S085	EQU	3564
S086	EQU	3513
S087	EQU	3461
S088	EQU	3406
5089	EQU	3349
S090	EQU	3290
S091	EQU	3229
S092	EOU	3166
5093	EQU	3102
S094	EQU	3035
S095	EOU	2967
S096	EQU	2896
S097	EQU	2824
S098		
	EQU	2751
S099	EQU	2675
S100	EQU	2598
5101		
	EQU	2520
5102	EQU	2440
S103	EQU	2359
	-20	2337

```
S104
          EQU
EQU
                    2276
                     2191
S105
                     2106
S106
          EQU
                     2019
S107
          EQU
                     1931
S108
          EQU
S109
          EQU
                     1842
S110
          EQU
                     1751
                     1660
S111
          EQU
S112
          EQU
                     1567
                     1474
          EQU
S113
                     1380
S114
          EQU
          EQU
                     1285
S115
                     1189
S116
          EQU
                     1092
S117
          EQU
S118
          EQU
                     995
S119
          EQU
                     897
S120
          EQU
                     799
S121
          EQU
EQU
                     700
                     601
5122
          EQU
EQU
                     501
S123
S124
                     401
                     301
S125
                     201
S126
          EQU
S127
          EQU
                     101
*
                     0
          AORG
                     INIT
          В
          SYSTEM INITIALIZATION
          AORG
                     >20
          16-BIT TWIDDLE FACTOR FOR SPECIAL MACROS
                     >5A82
WVAL
          DATA
                     0
INIT
           SPM
           CNFD
           ROVM
          SSXM
                     ARO
           LARP
           LRLK
                     ARO,W
           LALK
                     WVAL
           TBLR
                     *,AR1
           FFT CODE WITH BIT-REVERSED INPUT SAMPLES
FFT256
          BITRVI
                     X001,X128,512
           BITRVI
                     X002,X064,512
                     X003,X192,512
           BITRVI
                     X004, X032, 512
          BITRVI
          BITRVI
                     X005,X160,512
                     X006, X096, 512
           BITRVI
                     X007, X224, 512
           BITRVI
           BITRVI
                     X008, X016, 512
                     X009, X144, 512
           BITRVI
           BITRVI
                     X010, X080, 512
           BITRVI
                     X011, X208, 512
           BITRVI
                     X012,X048,512
                     X013,X176,512
           BITRVI
```

BITRVI	X094, X122, 512
BITRVI	X095,X250,512
BITRVI	X097,X134,512
BITRVI	X099,X198,512
BITRVI	X101,X166,512
BITRVI	X103, X230, 512
BITRVI	X105,X150,512
BITRVI	X107, X214, 512
BITRVI	X109,X182,512
BITRVI	X110,X118,512
BITRVI	X111,X246,512
BITRVI	X113,X142,512
BITRVI	X115,X206,512
BITRVI	X117,X174,512
BITRVI	X119,X238,512
BITRVI	X121,X158,512
BITRVI	X123,X222,512
BITRVI	X125,X190,512
BITRVI	X127,X254,512
BITRVI	X131,X193,512
BITRVI	X133,X161,512
BITRVI	X135,X225,512
BITRVI	X137,X145,512
BITRVI	X139,X209,512
BITRVI	X141,X177,512
BITRVI	X143,X241,512
BITRVI	X147,X201,512
BITRVI	X149,X169,512
BITRVI	X151,X233,512
BITRVI	X155,X217,512
BITRVI	X157,X185,512
BITRVI	X159,X249,512
BITRVI	X163,X197,512
BITRVI	X167,X229,512
BITRVI	X171,X213,512
BITRVI	X173,X181,512
BITAVI	X175,X245,512
BITRVI	X179,X205,512
BITRVI	X183,X237,512
BITRVI	X187,X221,512
BITRVI	X191,X253,512
BITRVI	X199, X227, 512
BITRVI	X203,X211,512
BITRVI	X207, X243, 512
BITRVI	X215,X235,512
BITRVI	X223,X251,512
BITRVI	X239,X247,512

FFT CODE FOR STAGES 1 AND 2

4
X000,X001,X002,X003,0
X004, X005, X006, X007, 0
X008,X009,X010,X011,0
X012,X013,X014,X015,0
X016,X017,X018,X019,0
X020,X021,X022,X023,0
X024,X025,X026,X027,0
X028,X029,X030,X031,0
X032,X033,X034,X035,0

	v.
	ď
	Ľ
	SIC
	SIC
	SIOI
	SION
	SIOI
	SIOIT
	SIOITI
	SIOI
	LIDIS
	SIOITI A
,	SIOTH AIR
,	SIOITH AIR
,	SIOTH AIRC
,	SIOHH AIRO
,	SIOTH AIROR
,	SIOTH AIROU
,	SIOTH AIROU
,	SIOITH AIRCITH
,	TIOSTI
•	TIOSTI
,	Algorithms with t
•	Algorithms with t
•	Algorithms with t
,	Algorithms with t
,	Algorithms with t
•	Algorithms with t
,	Algorithms with t
•	Algorithms with t
,	Algorithms with t
•	Algorithms with t
,	Algorithms with t
,	Algorithms with t
•	Algorithms with t

COMBOI	X036, X037, X038, X039, O	*		
COMBOI	X040,X041,X042,X043,0		ZEROI	X000,X004,512
COMBOI	X044, X045, X046, X047, 0		PBY4I	X001,X005,512
COMBOI	X048,X049,X050,X051,0		PBY2I	X002,X006,512
COMBOI	X052, X053, X054, X055, 0		P3BY4I	X003,X007,512
COMBOI	X056, X057, X058, X059, 0		ZEROI	X008,X012,512
COMBOI	X060,X061,X062,X063,0		PBY4I	X009,X013,512
LDPK	5		PBY2I	X010,X014,512
COMBOI	X064, X065, X066, X067, 128		P3BY4I	X011,X015,512
COMBOI	X068, X069, X070, X071, 128		ZEROI	X016,X020,512
COMBOI	X072,X073,X074,X075,128		PBY4I	X017,X021,512
COMBOI	X076, X077, X078, X079, 128		PBY2I	X018,X022,512
COMBOI	X080, X081, X082, X083, 128		P3BY4I	X019,X023,512
COMBOI	X084, X085, X086, X087, 128		ZEROI	X024,X028,512
COMBOI	X088, X089, X090, X091, 128		PBY4I	X025,X029,512
COMBOI	X092, X093, X094, X095, 128		PBY2I	X026,X030,512
COMBOI	X096, X097, X098, X099, 128		P3BY4I	X027, X031, 512
COMBOI	X100, X101, X102, X103, 128		ZEROI	X032,X036,512
COMBOI	X104, X105, X106, X107, 128		PBY4I	X033,X037,512
COMBOI	X108, X109, X110, X111, 128		PBY2I	X034,X038,512
COMBOI	X112,X113,X114,X115,128		P3BY4I	X035,X039,512
COMBOI	X116,X117,X118,X119,128		ZEROI	X040,X044,512
COMBOI	X120,X121,X122,X123,128		PBY4I	X041,X045,512
COMBOI	X124,X125,X126,X127,128		PBY2I	X042,X046,512
LDPK	6		P3BY4I	X043,X047,512
COMBOI	X128,X129,X130,X131,256		ZEROI	X048,X052,512
COMBOI	X132,X133,X134,X135,256		PBY4I	X049,X053,512
COMBOI	X136,X137,X138,X139,256		PBY2I	X050,X054,512
COMBOI	X140,X141,X142,X143,256		P3BY4I	X051, X055, 512
COMBOI	X144,X145,X146,X147,256		ZEROI	X056,X060,512
COMBOI	X148, X149, X150, X151, 256		PBY4I	X057,X061,512
COMBOI	X152,X153,X154,X155,256		PBY2I	X058, X062, 512
COMBOI	X156,X157,X158,X159,256		P3BY4I ZEROI	X059,X063,512 X064,X068,512
COMBOI	X160,X161,X162,X163,256		PBY4I	X065, X069, 512
COMBOI	X164,X165,X166,X167,256		PBY2I	X066, X070, 512
COMBOI	X168,X169,X170,X171,256		P3BY4I	X067,X071,512
COMBOI COMBOI	X172,X173,X174,X175,256 X176,X177,X178,X179,256		ZEROI	X072,X076,512
COMBOI	X180,X181,X182,X183,256		PBY4I	X073,X077,512
COMBOI	X184,X185,X186,X187,256		PBY2I	X074,X078,512
COMBOI	X188,X189,X190,X191,256		P3BY4I	X075, X079, 512
LDPK	7		ZEROI	X080, X084, 512
COMBOI	X192,X193,X194,X195,384		PBY4I	X081, X085, 512
COMBOI	X196,X197,X198,X199,384		PBY2I	X082, X086, 512
COMBOI	X200,X201,X202,X203,384		P3BY4I	X083, X087, 512
COMBOI	X204 , X205 , X206 , X207 , 384		ZEROI	X088, X092, 512
COMBOI	X208, X209, X210, X211, 384		PBY4I	X089, X093, 512
COMBOI	X212,X213,X214,X215,384		PBY2I	X090, X094, 512
COMBOI	X216, X217, X218, X219, 384		P3BY4I	X091,X095,512
COMBOI	X220, X221, X222, X223, 384		ZEROI	X096,X100,512
COMBOI	X224, X225, X226, X227, 384		PBY4I	X097,X101,512
COMBOI	X228, X229, X230, X231, 384		PBY2I	X098,X102,512
COMBOI	X232, X233, X234, X235, 384		P3BY4I	X099,X103,512
COMBOI	X236, X237, X238, X239, 384		ZEROI	X104,X108,512
COMBOI	X240 , X241 , X242 , X243 , 384		PBY4I	X105,X109,512
COMBOI	X244, X245, X246, X247, 384		PBY2I	X106,X110,512
COMBOI	X248, X249, X250, X251, 384		P3BY4I	X107,X111,512
COMBOI	X252, X253, X254, X255, 384		ZEROI	X112,X116,512
			PBY4I	X113,X117,512
FFT CODE	FOR STAGE 3		PBY2I	X114,X118,512

PBY2I

X234, X238, 512

P3BY4I	X235, X239, 512
ZEROI	X240, X244, 512
PBY4I	X241, X245, 512
PBY2I	X242, X246, 512
P3BY4I	X243, X247, 512
ZEROI	X248, X252, 512
PBY4I	X249, X253, 512
PBY2I	X250, X254, 512
P3BY4I	X251, X255, 512

#### FFT CODE FOR STAGE 4

ZEROI X000.X008.512 BTRFLI X001, X009, C016, S016, 512 PBY4I X002,X010,512 BTRFLI X003,X011,C048,S048,512 PBY2I X004.X012.512 BTRFLI X005, X013, C080, S080, 512 P3BY4I X006, X014, 512 BTRFLI X007.X015,C112,S112,512 ZEROI X016.X024.512 BTRFLI X017, X025, C016, S016, 512 PBY4I X018, X026, 512 BTRFLI X019.X027.C048.S048.512 PBY2I X020, X028, 512 BTRFLI X021, X029, C080, S080, 512 P3BY4I X022.X030.512 BTRFLI X023,X031,C112,S112,512 ZEROI X032, X040, 512 BTRFLI X033.X041.C016.S016.512 PBY4I X034, X042, 512 BTRFLI X035, X043, C048, S048, 512 PBY2I X036.X044.512 BTRFLI X037, X045, C080, S080, 512 P3BY4I X038, X046, 512 BTRFLI X039, X047, C112, S112, 512 ZEROI X048, X056, 512 BTRFLI X049, X057, C016, S016, 512 PBY4I X050, X058, 512 BTRFLI X051, X059, C048, S048, 512 PBY2I X052, X060, 512 BTRFLI X053, X061, C080, S080, 512 P3BY4I X054, X062, 512 BTRFLI X055, X063, C112, S112, 512 ZEROI X064.X072.512 BTRFLI X065, X073, C016, S016, 512 PBY4I X066, X074, 512 BTRFLI X067, X075, C048, S048, 512 PBY2I X068, X076, 512 BTRFLI X069, X077, C080, S080, 512 P3BY4I X070,X078,512 BTRFLI X071, X079, C112, S112, 512 ZEROI X080, X088, 512 BTRFLI X081, X089, C016, S016, 512 PBY4I X082.X090.512 BTRFLI X083, X091, C048, S048, 512 PBY2I X084,X092,512 BTRFLI X085, X093, C080, S080, 512 P3BY4I X086, X094, 512 BTRFLI X087, X095, C112, S112, 512

ZEROI	X096,X104,512
BTRFLI	X097,X105,C016,3016,512
PBY4I	X098,X106,512
BTRFLI	X099,X107,C048, 9748,512
PBY2I	X100,X108,512
BTRFLI	X101,X109,C080,S080,512
P3BY4I	X102,X110,512
BTRFLI	X103,X111,C112,S112,512
ZEROI	X112,X120,512
BTRFLI	X113,X121,C016,S016,512
PBY4I	X114,X122,512
BTRFLI PBY2I	X115,X123,C048,S048,512 X116,X124,512
BTRFLI	
P3BY4I	X117,X125,C080,S080,512 X118,X126,512
BTRFLI	X119,X127,C112,S112,512
ZEROI	X128,X136,512
BTRFLI	X129,X137,C016,S016,512
PBY4I	X130,X138,512
BTRFLI	X131,X139,C048,S048,512
PBY2I	X132,X140,512
BTRFLI	X133,X141,C080,S080,512
P3BY4I	X134,X142,512
BTRFLI	X135,X143,C112,S112,512
ZEROI	X144,X152,512
BTRFLI	X145,X153,C016,S016,512
PBY4I	X146,X154,512
BTRFLI	X147,X155,C048,S048,512
PBY2I	X148,X156,512
BTRFLI	X149,X157,C080,S080,512
P3BY4I	X150,X158,512
BTRFLI ZEROI	X151,X159,C112,S112,512
BTRFLI	X160,X168,512 X161,X169,C016,S016,512
PBY4I	X162,X170,512
BTRFLI	X163,X171,C048,S048,512
PBY2I	X164,X172,512
BTRFLI	X165,X173,C080,S080,512
P3BY4I	X166,X174,512
BTRFLI	X167, X175, C112, S112, 512
ZEROI	X176,X184,512
BTRFLI	X177,X185,C016,S016,512
PBY4I	X178,X186,512
BTRFLI	X179,X187,C048,S048,512
PBY2I	X180,X188,512
BTRFLI	X181,X189,C080,S080,512
P3BY4I	X182,X190,512
BTRFLI	X183,X191,C112,S112,512
ZEROI	X192,X200,512
BTRFLI	X193,X201,C016,S016,512
PBY4I BTRFLI	X194,X202,512
PBY2I	X195,X203,C048,S048,512 X196,X204,512
BTRFLI	X197,X205,C080,S080,512
P3BY4I	X198, X206, 512
BTRFLI	X199,X207,C112,S112,512
ZEROI	X208, X216, 512
BTRFLI	X209,X217,C016,S016,512
PBY4I	X210, X218, 512
BTRFLI	X211, X219, C048, S048, 512

PDIZI	NZ12, NZZU, 31Z
BTRFLI	X213,X221,C080,S080,512
P3BY4I	X214,X222,512
BTRFLI	X215,X223,C112,S112,512
ZEROI	X224,X232,512
BTRFLI	X225, X233, C016, S016, 512
PBY41	X226,X234,512
BTRFLI	X227, X235, C048, S048, 512
PBY2I	X228, X236, 512
BTRFLI	X229, X237, C080, S080, 512
P3BY4I	X230,X238,512
BTRFLI	X231,X239,C112,S112,512
ZEROI	X240,X248,512
BTRFLI	X241,X249,C016,S016,512
PBY4I	X242,X250,512
BTRFLI	X243, X251, C048, S048, 512
PBY2I	X244,X252,512
BTRFLI	X245,X253,C080,S080,512
P3BY4I	X246,X254,512
BTRFLI	X247,X255,C112,S112,512
FFT CODE	FOR STAGE 5
ZEROI	X000,X016,512
BTRFLI	X001,X017,C008,S008,512
BTRFLI	X002,X018,C016,S016,512
BTRFLI	X003,X019,C024,S024,512
PBY4I	X004,X020,512
BTRFLI	X005,X021,C040,S040,512
BTRFLI	X006, X022, C048, S048, 512
BTRFLI	X007, X023, C056, S056, 512
PBY2I	X008, X024, 512
BTRFLI	X009, X025, C072, S072, 512
BTRFLI	X010,X026,C080,S080,512
BTRFLI	X011,X027,C088,S088,512
P3BY4I	X012,X028,512
BTRFLI	X013, X029, C104, S104, 512
BTRFLI	X014, X030, C112, S112, 512
BTRFLI	X015,X031,C120,S120,512
ZEROI	X032,X048,512
BTRFLI	X033,X049,C008,S008,512
BTRFLI	X034,X050,C016,S016,512
BTRFLI	X035,X051,C024,S024,512
PBY4I	X036, X052, 512
BTRFLI	X037,X053,C040,S040,512
BTRFLI	X038, X054, C048, S048, 512
BTRFLI	X039, X055, C056, S056, 512
PBY2I	X040,X056,512
BTRFLI	X041,X057,C072,S072,512
BTRFLI	X042,X058,C080,S080,512
BTRFLI	X043, X059, C088, S088, 512
P3BY4I	X044,X060,512
BTRFLI	X045,X061,C104,S104,512
BTRFLI	X046,X062,C112,S112,512
BTRFLI	X047,X063,C120,S120,512
ZEROI	X064,X080,512
BTRFLI	X065, X081, C008, S008, 512
BTRFLI	X066,X082,C016,S016,512
BTRFLI	X067, X083, C024, S024, 512
BTRFLI	X067, X083, C024, S024, 512

X212,X220,512

PBY2I

BTRFLI	X069, X085, C040, S040, 512
BTRFLI	X070,X086,C048,S048,512
BTRFLI	X071,X087,C056,S056,512
PBY2I	X072,X088,512
BTRFLI	X073,X089,C072,S072,512
BTRFLI	X074,X090,C080,S080,512
BTRFLI	X075,X091,C088,S088,512
P3BY4I	X076,X092,512
BTRFLI	X077,X093,C104,S104,512
BTRFLI	X078,X094,C112,S112,512
BTRFLI	X079,X095,C120,S120,512
ZEROI	X096,X112,512
BTRFLI	X097,X113,C008,S008,512
BTRFLI	X098,X114,C016,S016,512
BTRFLI	X099,X115,C024,S024,512
PBY4I	X100,X116,512
BTRFLI	X101,X117,C040,S040,512
BTRFLI	X102,X118,C048,S048,512
BTRFLI	X103,X119,C056,S056,512
PBY2I	X104,X120,512
BTRFLI	X105,X121,C072,S072,512
BTRFLI	X106,X122,C080,S080,512
BTRFLI	X107,X123,C088,S088,512
P3BY4I	X108,X124,512
BTRFLI	X109,X125,C104,S104,512
BTRFLI	X110,X126,C112,S112,512
BTRFLI	X111,X127,C120,S120,512
ZEROI	X128,X144,512
BTRFLI	X129,X145,C008,S008,512
BTRFLI	X130,X146,C016,S016,512
BTRFLI	X131,X147,C024,S024,512
PBY4I	X132,X148,512
BTRFLI	X133,X149,C040,S040,512
BTRFLI	X134,X150,C048,S048,512
BTRFLI	X135,X151,C056,S056,512
PBY2I	X136,X152,512
BTRFLI	X137,X153,C072,S072,512
BTRFLI	X138,X154,C080,S080,512
BTRFLI	X139,X155,C088,S088,512
P3BY4I	X140,X156,512
BTRFLI	X141,X157,C104,S104,512
BTRFLI	X142,X158,C112,S112,512
BTRFLI	X143,X159,C120,S120,512
ZEROI	X160,X176,512
BTRFLI	X161,X177,C008,S008,512
BTRFLI	X162,X178,C016,S016,512
BTRFLI	X163,X179,C024,S024,512
PBY4I BTRFLI	X164,X180,512
BTRFLI	X165,X181,C040,S040,512 X166,X182,C048,S048,512
BTRFLI	
PBY2I	X167,X183,C056,S056,512 X168,X184,512
BTRFLI	X169, X185, C072, S072, 512
BTRFLI	X170, X186, C080, S080, 512
BTRFLI	
P3BY4I	X171,X187,C088,S088,512 X172,X188,512
BTRFLI	X172,X166,512 X173,X189,C104,S104,512
BTRFLI	X174,X190,C112,S112,512
BTRFLI	X175, X191, C120, S120, 512
ZEROI	X175,X191,C120,S120,S12 X192,X208,512
TONGS	AL 76 , AEVO , 312

```
BTRFLI
           X193, X209, C008, S008, 512
BTRFLI
           X194, X210, C016, S016, 512
BTRFLI
           X195, X211, C024, S024, 512
PBY4I
           X196.X212.512
BTRFLI
           X197, X213, C040, S040, 512
BTRFLI
           X198, X214, C048, S048, 512
BTRFLI
           X199, X215, C056, S056, 512
PBY2I
           X200.X216.512
BTRFLI
           X201, X217, C072, S072, 512
BTRFLI
           X202, X218, C080, S080, 512
BTRFLI
           X203, X219, C088, S088, 512
P3BY4I
           X204, X220, 512
BTRFLI
           X205, X221, C104, S104, 512
BTRFLI
           X206, X222, C112, S112, 512
BTRFLI
           X207, X223, C120, S120, 512
ZEROI
           X224.X240.512
BTRFLI
           X225, X241, C008, S008, 512
BTRFLI
           X226, X242, C016, S016, 512
BTRFLI
           X227.X243,C024,S024,512
PBY41
           X228.X244.512
BTRFLI
           X229, X245, C040, S040, 512
BTRFLI
           X230.X246.C048.S048.512
BTRFLI
           X231.X247.C056.S056.512
PBY2I
           X232, X248, 512
BTRFLI
           X233, X249, C072, S072, 512
BTRFLI
           X234.X250.C080.S080.512
BTRFLI
           X235, X251, C088, S088, 512
P3BY4I
           X236, X252, 512
BTRFLI
           X237, X253, C104, S104, 512
BTRFLI
           X238, X254, C112, S112, 512
BTRFLI
          X239, X255, C120, S120, 512
```

```
FFT CODE FOR STAGE 6
ZEROI
           X000.X032.512
BTRFLI
           X001.X033.C004.S004.512
BTRFLI
           X002, X034, C008, S008, 512
BTRFLI
           X003, X035, C012, S012, 512
BTRFLI
           X004, X036, C016, S016, 512
BTRFLI
           X005, X037, C020, S020, 512
BTRFLI
           X006.X038,C024,S024,512
BTRFLI
           X007, X039, C028, S028, 512
PBY41
           X008, X040, 512
BTRFLI
          X009.X041,C036,S036,512
BTRFLI
           X010, X042, C040, S040, 512
BTRFLI
          X011.X043.C044.S044.512
BTRFLI
          X012, X044, C048, S048, 512
BTRFLI
          X013,X045,C052,S052,512
BTRFLI
          X014, X046, C056, S056, 512
BTRFLI
          X015, X047, C060, S060, 512
PBY2I
           X016, X048, 512
BTRFLI
          X017.X049.C068.S068.512
BTRFLI
          X018, X050, C072, S072, 512
BTRFLI
          X019, X051, C076, S076, 512
BTRFLI
          X020.X052,C080,S080,512
BTRFLI
          X021.X053.C084.S084.512
BTRFLI
          X022, X054, C088, S088, 512
BTRFLI
          X023, X055, C092, S092, 512
P3BY4I
          X024.X056.512
BTRFLI
          X025, X057, C100, S100, 512
```

4.
Implementation
ಚ್ಚ
Fast
Fourier
Transform
Algorithms
with
Ħ
TMS32020

BTRFLI	X026, X058, C104, S104, 512		BTRFLI	X150,X182,C088,S088,512
BTRFLI	X027, X059, C108, S108, 512		BTRFLI	X151,X183,C092,S092,512
BTRFLI	X028, X060, C112, S112, 512		P3BY4I	X152,X184,512
BTRFLI	X029, X061, C116, S116, 512		BTRFLI	X153,X185,C100,S100,512
BTRFLI	X030, X062, C120, S120, 512		BTRFLI	X154,X186,C104,S104,512
BTRFLI	X031, X063, C124, S124, 512		BTRFLI	X155,X187,C108,S108,512
ZEROI	X064, X096, 512		BTRFLI	X156,X188,C112,S112,512
BTRFLI	X065, X097, C004, S004, 512		BTRFLI	X157,X189,C116,S116,512
BTRFLI	X066, X098, C008, S008, 512		BTRFLI	X158,X190,C120,S120,512
BTRFLI	X067, X099, C012, S012, 512		BTRFLI	X159,X191,C124,S124,512
BTRFLI	X068, X100, C016, S016, 512		ZEROI	X192,X224,512
BTRFLI	X069, X101, C020, S020, 512		BTRFLI	X193, X225, C004, S004, 512
BTRFLI	X070, X102, C024, S024, 512		BTRFLI	X194, X226, C008, S008, 512
BTRFLI	X071,X103,C028,S028,512		BTRFLI	X195,X227,C012,S012,512
PBY4I	X072,X104,512		BTRFLI	X196,X228,C016,S016,512
BTRFLI	X073,X105,C036,S036,512		BTRFLI	X197, X229, C020, S020, 512
BTRFLI	X074, X106, C040, S040, 512		BTRFLI	X198, X230, C024, S024, 512
BTRFLI	X075,X107,C044,S044,512		BTRFLI	X199, X231, C028, S028, 512
BTRFLI	X076,X108,C048,S048,512		PBY4I	X200,X232,512
BTRFLI	X077,X109,C052,S052,512		BTRFLI	X201, X233, C036, S036, 512
BTRFLI	X078,X110,C056,S056,512		BTRFLI	X202, X234, C040, S040, 512
BTRFLI	X079,X111,C060,S060,512		BTRFLI	X203, X235, C044, S044, 512
PBY2I	X080,X112,512		BTRFLI	X204, X236, C048, S048, 512
BTRFLI	X081,X113,C068,S068,512		BTRFLI	X205, X237, C052, S052, 512
BTRFLI	X082,X114,C072,S072,512		BTRFLI	X206, X238, C056, S056, 512
BTRFLI	X083,X115,C076,S076,512		BTRFLI	X207, X239, C060, S060, 512
BTRFLI	X084, X116, C080, S080, 512		PBY2I	X208, X240, 512
BTRFLI	X085,X117,C084,S084,512		BTRFLI	X209,X241,C068,S068,512
BTRFLI	X086,X118,C088,S088,512		BTRFLI	X210,X242,C072,S072,512
BTRFLI	X087,X119,C092,S092,512		BTRFLI	X211,X243,C076,S076,512
P3BY4I	X088,X120,512		BTRFLI	X212,X244,C080,S080,512
BTRFLI	X089, X121, C100, S100, 512		BTRFLI	X213,X245,C084,S084,512
BTRFLI	X090, X122, C104, S104, 512		BTRFLI	X214,X246,C088,S088,512
BTRFLI	X091,X123,C108,S108,512		BTRFLI	X215,X247,C092,S092,512
BTRFLI	X092,X124,C112,S112,512		P3BY4I	X216,X248,512
BTRFLI	X093, X125, C116, S116, 512		BTRFLI	X217, X249, C100, S100, 512
BTRFLI	X094, X126, C120, S120, 512		BTRFLI	X218, X250, C104, S104, 512
BTRFLI	X095, X127, C124, S124, S12		BTRFLI	X219,X251,C108,S108,512
ZEROI	X128, X160, 512		BTRFLI	X220,X252,C112,S112,512
BTRFLI	X129, X161, C004, S004, 512		BTRFLI	X221,X253,C116,S116,512
BTRFLI	X130 , X162 , C008 , S008 , 512		BTRFLI	X222,X254,C120,S120,512
BTRFLI	X131,X163,C012,S012,512		BTRFLI	X223,X255,C124,S124,512
BTRFLI	X132,X164,C016,S016,512	*	FET CODE	FOR STACE 7
BTRFLI BTRFLI	X133,X165,C020,S020,512	*	FFT CODE	FOR STAGE 7
	X134,X166,C024,S024,S12	*	ZEROI	V000 V064 E12
BTRFLI PBY41	X135,X167,C028,S028,512		BTRFLI	X000, X064, 512
	X136,X168,512		BTRFLI	X001,X065,C002,S002,512
BTRFLI BTRFLI	X137,X169,C036,S036,S12		BTRFLI	X002,X066,C004,S004,512
BTRFLI	X138,X170,C040,S040,512		BTRFLI	X003,X067,C006,S006,512
BTRFLI	X139,X171,C044,S044,512		BTRFLI	X004,X068,C008,S008,512 X005,X069,C010,S010,512
BTRFLI	X140,X172,C048,S048,512		BTRFLI	X006,X070,C012,S012,512
BTRFLI	X141,X173,C052,S052,512 X142,X174,C056,S056,512		BTRFLI	X007, X071, C014, S014, 512
BTRFLI	X142, X174, C036, S036, S12 X143, X175, C060, S060, S12		BTRFLI	X008, X072, C016, S016, 512
PBY2I	X144,X176,512		BTRFLI	X009,X073,C018,S018,S12
BTRFLI	X145,X177,C068,S068,512		BTRFLI	X010,X074,C020,S020,512
BTRFLI	X146, X178, C072, S072, 512		BTRFLI	X011,X075,C022,S022,512
BTRFLI	X140,X170,C072,S072,S12 X147,X179,C076,S076,S12		BTRFLI	X012,X076,C022,S022,S12
BTRFLI	X148, X180, C080, S080, 512		BTRFLI	X013,X077,C026,S026,512
BTRFLI	X149,X181,C084,S084,512		BTRFLI	X014,X078,C028,S028,512
				,,,,,,,,

BTRFLI	X015,X079,C030,S030,512
PBY4I	X016,X080,512
BTRFLI	X017, X081, C034, S034, 512
BTRFLI	X018, X082, C036, S036, 512
BTRFLI	X019, X083, C038, S038, 512
BTRFLI	X020, X084, C040, S040, 512
BTRFLI	X021, X085, C042, S042, 512
BTRFLI	X022, X086, C044, S044, 512
BTRFLI	X023, X087, C046, S046, 512
BTRFLI	X024,X088,C048,S048,512
BTRFLI	X025,X089,C050,S050,512
BTRFLI	X026,X090,C052,S052,512
BTRFLI	X027,X091,C054,S054,512
BTRFLI	X028,X092,C056,S056,512
BTRFLI	X029,X093,C058,S058,512
BTRFLI	X030,X094,C060,S060,512
BTRFLI	X031,X095,C062,S062,512
PBY2I	X032,X096,512
BTRFLI	X033,X097,C066,S066,512
BTRFLI	X034, X098, C068, S068, 512
BTRFLI	
	X035,X099,C070,S070,512
BTRFLI	X036,X100,C072,S072,512
BTRFLI	X037,X101,C074,S074,512
BTRFLI	X038,X102,C076,S076,512
BTRFLI	X039,X103,C078,S078,512
BTRFLI	X040,X104,C080,S080,512
BTRFLI	X041,X105,C082,S082,512
BTRFLI	X042,X106,C084,S084,512
BTRFLI	X043,X107,C086,S086,512
BTRFLI	X044,X108,C088,S088,512
BTRFLI	X045,X109,C090,S090,512
BTRFLI	X046,X110,C092,S092,512
BTRFLI	X047,X111,C094,S094,512
P3BY4I	X048,X112,512
BTRFLI	X049,X113,C098,S098,512
BTRFLI	X050,X114,C100,S100,512
BTRFLI	X051,X115,C102,S102,512
BTRFLI	X052,X116,C104,S104,512
BTRFLI	
BTRFLI	X053,X117,C106,S106,512
	X054,X118,C108,S108,512
BTRFLI	X055,X119,C110,S110,512
BTRFLI	X056,X120,C112,S112,512
BTRFLI	X057,X121,C114,S114,512
BTRFLI	X058,X122,C116,S116,512
BTRFLI	X059,X123,C118,S118,512
BTRFLI	X060,X124,C120,S120,512
BTRFLI	X061,X125,C122,S122,512
BTRFLI	X062,X126,C124,S124,512
BTRFLI	X063,X127,C126,S126,512
ZEROI	X128,X192,512
BTRFLI	X129,X193,C002,S002,512
BTRFLI	X130,X194,C004,S004,512
BTRFLI	X131,X195,C006,S006,512
BTRFLI	X132,X196,C008,S008,512
BTRFLI	X133,X197,C010,S010,512
BTRFLI	X134,X198,C012,S012,512
BTRFLI	
	X135,X199,C014,S014,512
BTRFLI	X136,X200,C016,S016,512
BTRFLI	X137,X201,C018,S018,512
BTRFLI	X138,X202,C020,S020,512

BTRFLI	X139, X203, C022, S022, 512
BTRFLI	X140,X204,C024,S024,512
BTRFLI	X141, X205, C026, S026, 512
BTRFLI	X142,X206,C028,S028,512
BTRFLI	X143,X207,C030,S030,512
PBY4I	X144,X208,512
BTRFLI	X145,X209,C034,S034,512
BTRFLI	X146, X210, C036, S036, 512
BTRFLI	X147,X211,C038,S038,512
BTRFLI	X148, X212, C040, S040, 512
BTRFLI	X149, X213, C042, S042, 512
BTRFLI	X150, X214, C044, S044, 512
BTRFLI	X151, X215, C046, S046, 512
BTRFLI	X152, X216, C048, S048, 512
BTRFLI	
	X153, X217, C050, S050, 512
BTRFLI	X154, X218, C052, S052, 512
BTRFLI	X155, X219, C054, S054, 512
BTRFLI	X156,X220,C056,S056,512
BTRFLI	X157,X221,C058,S058,512
BTRFLI	X158,X222,C060,S060,512
BTRFLI	X159,X223,C062,S062,512
PBY2I	X160,X224,512
BTRFLI	X161,X225,C066,S066,512
BTRFLI	X162,X226,C068,S068,512
BTRFLI	X163,X227,C070,S070,512
BTRFLI	X164,X228,C072,S072,512
STRFLI	X165,X229,C074,S074,512
BTRFLI	X166,X230,C076,S076,512
BTRFLI	X167,X231,C078,S078,512
BTRFLI	X168, X232, C080, S080, 512
BTRFLI	X169,X233,C082,S082,512
BTRFLI	X170,X234,C084,S084,512
BTRFLI	X171,X235,C086,S086,512
BTRFLI	X172,X236,C088,S088,512
BTRFLI	X173,X237,C090,S090,512
BTRFLI	X174,X238,C092,S092,512
BTRFLI	X175, X239, C094, S094, 512
P3BY4I	X176,X240,512
BTRFLI	X177, X241, C098, S098, 512
BTRFLI	X178, X242, C100, S100, 512
BTRFLI	X179, X243, C102, S102, 512
BTRFLI	X180, X244, C104, S104, 512
BTRFLI	X181, X245, C106, S106, 512
BTRFLI	X182,X246,C108,S108,S12
BTRFLI	X183,X247,C110,S110,512
BTRFLI	X184, X248, C112, S112, 512
BTRFLI	X185,X249,C114,S114,512
BTRFLI	X186, X250, C116, S116, 512
BTRFLI	X187,X251,C118,S118,512
BTRFLI	X188, X252, C120, S120, 512
BTRFLI	X189,X253,C122,S122,512
BTRFLI	X190,X254,C124,S124,512
BTRFLI	X191,X255,C126,S126,512

FFT CODE FOR STAGE 8

ZEROI X000,X128,512
BTRFLI X001,X129,C001,S001,512
BTRFLI X002,X130,C002,S002,512
BTRFLI X003,X131,C003,S003,512

BTRFLI

BTRFLI

X004,X132,C004,S004,512

X005,X133,C005,S005,512

_	BTRFLI	X005,X133,C005,S005,512
	BTRFLI	X006, X134, C006, S006, 512
	BTRFLI	X007, X135, C007, S007, 512
	BTRFLI	X008,X136,C008,S008,512
	BTRFLI	X009, X137, C009, S009, 512
	BTRFLI	X010,X138,C010,S010,512
	BTRFLI	X011,X139,C011,S011,512
	BTRFLI	X012,X140,C012,S012,512
	BTRFLI	
		X013,X141,C013,S013,512
	BTRFLI	X014,X142,C014,S014,512
	BTRFLI	X015,X143,C015,S015,512
	BTRFLI	X016, X144, C016, S016, 512
	BTRFLI	X017,X145,C017,S017,512
	BTRFLI	X018,X146,C018,S018,512
	BTRFLI	X019,X147,C019,S019,512
	BTRFLI	X020,X148,C020,S020,512
	BTRFLI	X021,X149,C021,S021,512
	BTRFLI	X022, X150, C022, S022, 512
	BTRFLI	X023, X151, C023, S023, 512
	BTRFLI	X024, X152, C024, S024, 512
	BTRFLI	X025, X153, C025, S025, 512
	BTRFLI	X026, X154, C026, S026, 512
	BTRFLI	X027, X155, C027, S027, 512
	BTRFLI	X028, X156, C028, S028, 512
4	BTRFLI	X029, X157, C029, S029, 512
₹	BTRFLI	X030, X158, C030, S030, 512
3	BTRFLI	X031,X159,C031,S031,512
<u> </u>	PBY4I	X032,X160,512
₹	BTRFLI	
implementation of Fact Fourier Transform Aloorithms with		X033, X161, C033, S033, 512
ž.	BTRFLI	X034, X162, C034, S034, 512
5	BTRFLI	X035,X163,C035,S035,512
-	BTRFLI	X036, X164, C036, S036, 512
<del>≒</del> ,	BTRFLI	X037, X165, C037, S037, 512
ੜ	BTRFLI	X038,X166,C038,S038,512
4	BTRFLI	X039, X167, C039, S039, 512
πi	BTRFLI	X040,X168,C040,S040,512
5	BTRFLI	X041,X169,C041,S041,512
3.	BTRFLI	X042,X170,C042,S042,512
7	BTRFLI	X043,X171,C043,S043,512
<del>.</del>	BTRFLI	X044,X172,C044,S044,512
3	BTRFLI	X045,X173,C045,S045,512
3	BTRFLI	X046,X174,C046,S046,512
j'	BTRFLI	X047,X175,C047,S047,512
1	BTRFLI	X048, X176, C048, S048, 512
	BTRFLI	X049,X177,C049,S049,512
5	BTRFLI	X050, X178, C050, S050, 512
į	BTRFLI	X051,X179,C051,S051,512
ŧ	BTRFLI	X052,X180,C052,S052,512
i	BTRFLI	X053, X181, C053, S053, 512
•	BTRFLI	X054, X182, C054, S054, 512
į.	BTRFLI	X055, X183, C055, S055, 512
÷	BTRFLI	X056, X184, C056, S056, 512
<b>.</b>	BTRFLI	X057,X185,C057,S057,512
the TMC22	BTRFLI	X058,X186,C058,S058,512
-	BTRFLI	
ζ	BTRFLI	X059,X187,C059,S059,512
3		X060,X188,C060,S060,512
3	BTRFLI	X061,X189,C061,S061,512
ž	BTRFLI	X062,X190,C062,S062,512
-	BTRFLI	X063,X191,C063,S063,512

PBY2I	X064,X192,512
BTRFLI	X065, X193, C065, S065, 512
BTRFLI	X066, X194, C066, S066, 512
BTRFLI	X067, X195, C067, S067, 512
BTRFLI	X068,X196,C068,S068,512
BTRFLI	X069, X197, C069, S069, 512
BTRFLI	X070,X198,C070,S070,512
BTRFLI	X071,X199,C071,S071,512
BTRFLI	X072,X200,C072,S072,512
BTRFLI	X073, X201, C073, S073, 512
BTRFLI	X074,X202,C074,S074,512
BTRFLI	X075,X203,C075,S075,512
BTRFLI	X076, X204, C076, S076, 512
BTRFLI	X077, X205, C077, S077, 512
BTRFLI	X078, X206, C078, S078, 512
BTRFLI	X079, X207, C079, S079, 512
BTRFLI	X080, X208, C080, S080, 512
BTRFLI	X081,X209,C081,S081,512
BTRFLI	X082,X210,C082,S082,512
BTRFLI	X083,X211,C083,S083,512
BTRFLI	X084,X212,C084,S084,512
BTRFLI	X085,X213,C085,S085,512
BTRFLI	X086, X214, C086, S086, 512
BTRFLI	X087, X215, C087, S087, 512
BTRFLI	X088, X216, C088, S088, 512
BTRFLI	X089,X217,C089,S089,512
BTRFLI	X090,X218,C090,S090,512
BTRFLI	X091,X219,C091,S091,512
BTRFLI	X092,X220,C092,S092,512
BTRFLI BTRFLI	X093, X221, C093, S093, 512
BTRFLI	X094,X222,C094,S094,512
P3BY4I	X095,X223,C095,S095,512 X096,X224,512
BTRFLI	X097, X225, C097, S097, 512
BTRFLI	X098,X226,C098,S098,512
BTRFLI	X099, X227, C099, S099, 512
BTRFLI	X100, X228, C100, S100, 512
BTRFLI	X101,X229,C101,S101,512
BTRFLI	X102,X230,C102,S102,512
BTRFLI	X103, X231, C103, S103, 512
BTRFLI	X104, X232, C104, S104, 512
BTRFLI	X105, X233, C105, S105, 512
BTRFLI	X106, X234, C106, S106, 512
BTRFLI	X107, X235, C107, S107, 512
BTRFLI	X108,X236,C108,S108,512
BTRFLI	X109,X237,C109,S109,512
BTRFLI	X110,X238,C110,S110,512
BTRFLI	X111,X239,C111,S111,512
BTRFLI	X112,X240,C112,S112,512
BTRFLI	X113,X241,C113,S113,512
BTRFLI	X114,X242,C114,S114,512
BTRFLI	X115,X243,C115,S115,512
BTRFLI	X116, X244, C116, S116, 512
BTRFLI	X117,X245,C117,S117,512
BTRFLI	X118,X246,C118,S118,512
BTRFLI	X119,X247,C119,S119,512
BTRFLI	X120,X248,C120,S120,512
BTRFLI	X121,X249,C121,S121,512
BTRFLI	X122,X250,C122,S122,512
BTRFLI	X123,X251,C123,S123,512

```
BTRFLI
          X124, X252, C124, S124, 512
          X125, X253, C125, S125, 512
BTRFLI
BTRFLI
          X126, X254, C126, S126, 512
BTRFLI
          X127, X255, C127, S127, 512
END
```

	IDT	'FT1024'
*****	*****	***********
*		*
* A 102	4-POINT	RADIX-2 DIT COMPLEX FFT FOR THE TMS32020 *
*		
*		*
* THE E	OLLOWING	FILE RAD2FFT.MAC CONSISTS OF ALL THE *
* MACRO	S LISTED	IN APPENDIX B *
*		*
******	*****	**********
*		
	COPY	RAD2FFT.MAC
*		
*****	*****	*************
*		*
* DATA	MEMORY MA	AP FOR PAGES 4, 5, 6 AND 7 (BLOCKS BO,B1) *
*		*
	*****	************
*		
	DORG	0
*		
*	DATA MEN	ORY PAGE 4 (STARTING ADDRESS 512 OR >200)
*		
X000	DATA	0,0
X001	DATA	0,0
X002	DATA	0,0
X003	DATA	0,0
X004	DATA	0,0
X005	DATA	0,0
X006	DATA	0,0
X007	DATA	0,0
X008	DATA	0,0
X009	DATA	0,0
X010	DATA	0,0
X011	DATA	0,0
X012	DATA	0,0
X013	DATA	0,0
X014	DATA	0,0
X015	DATA	0,0
X016	DATA	0,0
X017	DATA	0,0
X018	DATA	0,0
X019	DATA	0,0
X020	DATA	0,0
X021	DATA	0,0
X022	DATA	0,0
X023	DATA	0,0
X024	DATA	0,0
X025	DATA	0,0
X026	DATA	0,0
X027	DATA	0,0
X028	DATA	0,0
X029	DATA	0,0
X030	DATA	0,0
X031	DATA	0,0
X032	DATA	0,0
X033	DATA	0,0

```
X091
                                                                                                         DATA
                                                                                                                  0.0
X034
          DATA
                   0,0
                                                                                              X092
X035
          DATA
                                                                                                         DATA
                                                                                                                  0.0
                   0,0
                                                                                              X093
                                                                                                         DATA
X036
          DATA
                   0,0
                                                                                                                  0,0
                                                                                              X094
                                                                                                         DATA
X037
          DATA
                   0.0
                                                                                                                  0,0
X038
          DATA
                   0,0
                                                                                              X095
                                                                                                         DATA
                                                                                                                  0,0
                                                                                              X096
                                                                                                         DATA
                                                                                                                  0,0
X039
          DATA
                   0,0
X040
          DATA
                                                                                              X097
                                                                                                         DATA
                                                                                                                  0,0
                   0,0
                                                                                              X098
                                                                                                         DATA
X041
          DATA
                   0,0
                                                                                                                  0,0
                                                                                              X099
                                                                                                         DATA
X042
          DATA
                   0,0
                                                                                                                  0,0
                                                                                              X100
                                                                                                         DATA
                                                                                                                  0,0
X043
          DATA
                   0,0
                                                                                              X101
                                                                                                         DATA
                                                                                                                  0.0
X044
          DATA
                   0,0
                                                                                              X102
X045
          DATA
                   0,0
                                                                                                         DATA
                                                                                                                  0,0
                                                                                              X103
                                                                                                         DATA
X046
          DATA
                   0.0
                                                                                                                  0,0
                                                                                              X104
X047
          DATA
                   0,0
                                                                                                         DATA
                                                                                                                  0.0
                                                                                              X105
X048
                                                                                                         DATA
                                                                                                                  0,0
          DATA
                   0,0
X049
          DATA
                                                                                              X106
                                                                                                         DATA
                                                                                                                  0,0
                   0,0
                                                                                              X107
                                                                                                         DATA
X050
          DATA
                   0,0
                                                                                                                  0,0
                                                                                              X108
                                                                                                         DATA
                                                                                                                  0,0
X051
          DATA
                   0,0
                                                                                              X109
X052
                                                                                                         DATA
                                                                                                                  0,0
          DATA
                   0,0
                                                                                              X110
                                                                                                         DATA
X053
          DATA
                   0.0
                                                                                                                  0,0
                                                                                              X111
                                                                                                         DATA
                                                                                                                  0,0
X054
          DATA
                   0.0
                                                                                              X112
                                                                                                         DATA
                                                                                                                  0,0
X055
          DATA
                   0,0
                                                                                              X113
                                                                                                         DATA
X056
          DATA
                   0,0
                                                                                                                  0,0
                                                                                              X114
                                                                                                         DATA
                                                                                                                  0,0
X057
          DATA
                   0,0
                                                                                              X115
X058
          DATA
                   0,0
                                                                                                         DATA
                                                                                                                 0,0
                                                                                              X116
                                                                                                        DATA
X059
          DATA
                   0,0
                                                                                                                  0,0
X060
          DATA
                   0,0
                                                                                              X117
                                                                                                         DATA
                                                                                                                  0,0
                                                                                              X118
                                                                                                        DATA
                                                                                                                 0,0
X061
          DATA
                   0,0
X062
          DATA
                                                                                              X119
                                                                                                        DATA
                                                                                                                  0,0
                   0,0
                                                                                              X120
X063
          DATA
                   0,0
                                                                                                         DATA
                                                                                                                  0,0
                                                                                              X121
                                                                                                        DATA
                                                                                                                 0,0
                                                                                              X122
                                                                                                         DATA
*
          DATA MEMORY PAGE 5 (STARTING ADDRESS 640 OR >280)
                                                                                                                 0,0
                                                                                              X123
                                                                                                        DATA
                                                                                                                 0,0
                                                                                              X124
                                                                                                        DATA
X064
          DATA
                   0.0
                                                                                                                 0,0
                                                                                              X125
                                                                                                        DATA
X065
          DATA
                   0,0
                                                                                                                 0,0
                                                                                              X126
X066
          DATA
                   0,0
                                                                                                        DATA
                                                                                                                 0,0
                                                                                              X127
                                                                                                        DATA
X067
          DATA
                                                                                                                 0,0
                   0.0
X068
          DATA
                   0,0
                                                                                                        DATA MEMORY PAGE 6 (STARTING ADDRESS 768 OR >300)
X069
          DATA
                   0,0
X070
          DATA
                   0,0
                                                                                              X128
                                                                                                        DATA
                                                                                                                 0.0
X071
          DATA
                   0,0
X072
                                                                                              X129
                                                                                                        DATA
                                                                                                                 0,0
          DATA
                   0,0
                                                                                              X130
                                                                                                        DATA
                                                                                                                 0,0
X073
          DATA
                   0.0
                                                                                              X131
                                                                                                        DATA
                                                                                                                 0.0
X074
          DATA
                   0,0
                                                                                              X132
X075
          DATA
                                                                                                        DATA
                                                                                                                 0,0
                   0,0
                                                                                              X133
                                                                                                        DATA
X076
                                                                                                                 0,0
          DATA
                   0,0
                                                                                              X134
                                                                                                        DATA
X077
          DATA
                   0,0
                                                                                                                 0.0
                                                                                              X135
                                                                                                        DATA
                                                                                                                 0,0
X078
          DATA
                   0,0
                                                                                              X136
                                                                                                        DATA
X079
          DATA
                   0,0
                                                                                                                 0,0
                                                                                              X137
                                                                                                        DATA
X080
          DATA
                   0.0
                                                                                                                 0.0
                                                                                              X138
X081
          DATA
                   0,0
                                                                                                        DATA
                                                                                                                 0.0
                                                                                              X139
                                                                                                        DATA
                                                                                                                 0,0
X082
          DATA
                   0,0
X083
          DATA
                                                                                              X140
                                                                                                        DATA
                                                                                                                 0,0
                   0,0
                                                                                              X141
                                                                                                        DATA
                                                                                                                 0,0
X084
          DATA
                   0,0
                                                                                              X142
                                                                                                        DATA
                                                                                                                 0,0
X085
          DATA
                   0,0
                                                                                              X143
                                                                                                        DATA
X086
          DATA
                                                                                                                 0,0
                   0,0
                                                                                              X144
                                                                                                        DATA
X087
          DATA
                   0,0
                                                                                                                 0,0
                                                                                              X145
                                                                                                        DATA
                                                                                                                 0,0
X088
          DATA
                   0,0
                                                                                              X146
X089
                                                                                                        DATA
                                                                                                                 0,0
          DATA
                   0,0
                                                                                              X147
X090
          DATA
                   0,0
                                                                                                        DATA
                                                                                                                 0,0
```

X148

DATA

0,0

```
X206
                                                                                                    DATA
X149
          DATA
                  0,0
                                                                                                             0,0
                                                                                          X207
                                                                                                    DATA
                                                                                                             0,0
X150
          DATA
                  0,0
                                                                                          X208
                                                                                                    DATA
                                                                                                             0,0
X151
          DATA
                  0,0
X152
          DATA
                  0,0
                                                                                          X209
                                                                                                    DATA
                                                                                                             0,0
                                                                                          X210
X153
          DATA
                  0,0
                                                                                                    DATA
                                                                                                             0,0
X154
          DATA
                  0,0
                                                                                          X211
                                                                                                    DATA
                                                                                                             0,0
                                                                                          X212
                                                                                                    DATA
                                                                                                             0,0
X155
          DATA
                  0,0
                                                                                          X213
                                                                                                    DATA
X156
          DATA
                  0,0
                                                                                                             0,0
                                                                                          X214
                                                                                                    DATA
                                                                                                             0,0
X157
          DATA
                  0,0
                                                                                          X215
                                                                                                    DATA
                                                                                                             0,0
X158
          DATA
                  0,0
                                                                                          X216
X159
          DATA
                  0,0
                                                                                                    DATA
                                                                                                             0,0
                                                                                          X217
                                                                                                    DATA
                                                                                                             0.0
          DATA
                  0,0
X160
X161
          DATA
                  0,0
                                                                                          X218
                                                                                                    DATA
                                                                                                             0,0
                                                                                          X219
X162
          DATA
                                                                                                    DATA
                                                                                                             0,0
                  0,0
X163
          DATA
                  0,0
                                                                                          X220
                                                                                                    DATA
                                                                                                             0,0
                                                                                          X221
                                                                                                    DATA
                                                                                                             0,0
X164
          DATA
                  0,0
                                                                                          X222
                                                                                                    DATA
                                                                                                             0,0
X165
          DATA
                  0,0
                                                                                          X223
                                                                                                    DATA
                                                                                                             0,0
X166
          DATA
                  0,0
                                                                                          X224
                                                                                                    DATA
                                                                                                             0.0
X167
          DATA
                  0,0
                                                                                          X225
                                                                                                    DATA
                                                                                                             0,0
X168
          DATA
                  0,0
                                                                                          X226
                                                                                                    DATA
                                                                                                             0,0
X169
          DATA
                  0,0
                                                                                          X227
                                                                                                    DATA
                                                                                                             0.0
X170
          DATA
                  0,0
                                                                                          X228
                                                                                                    DATA
                                                                                                             0,0
X171
          DATA
                  0,0
X172
          DATA
                  0,0
                                                                                          X229
                                                                                                    DATA
                                                                                                             0,0
                                                                                          X230
X173
          DATA
                  0,0
                                                                                                    DATA
                                                                                                             0,0
X174
          DATA
                  0,0
                                                                                          X231
                                                                                                    DATA
                                                                                                             0,0
                                                                                          X232
                                                                                                    DATA
                                                                                                             0,0
X175
          DATA
                  0,0
                  0,0
                                                                                          X233
                                                                                                    DATA
                                                                                                             0,0
X176
          DATA
                                                                                          X234
                                                                                                    DATA
                                                                                                             0,0
                  0,0
X177
          DATA
                                                                                          X235
                                                                                                    DATA
                                                                                                            0,0
X178
          DATA
                  0,0
                                                                                          X236
                                                                                                    DATA
                                                                                                             0,0
X179
          DATA
                  0,0
                                                                                          X237
                                                                                                    DATA
                                                                                                             0,0
          DATA
X180
                  0.0
                                                                                          X238
                                                                                                    DATA
                                                                                                            0,0
X181
          DATA
                  0,0
                                                                                          X239
                                                                                                    DATA
                                                                                                            0,0
X182
          DATA
                  0,0
                                                                                          X240
                                                                                                    DATA
                                                                                                            0,0
X183
          DATA
                  0,0
                                                                                          X241
                                                                                                    DATA
                                                                                                            0,0
X184
          DATA
                  0,0
X185
          DATA
                  0,0
                                                                                          X242
                                                                                                    DATA
                                                                                                             0,0
                                                                                         X243
                                                                                                    DATA
                                                                                                            0,0
X186
          DATA
                  0,0
X187
          DATA
                  0,0
                                                                                         X244
                                                                                                    DATA
                                                                                                            0,0
                                                                                         X245
                                                                                                    DATA
X188
          DATA
                  0,0
                                                                                                            0,0
                                                                                         X246
                                                                                                    DATA
                                                                                                            0,0
X189
          DATA
                  0,0
                                                                                         X247
                                                                                                    DATA
                                                                                                            0,0
X190
          DATA
                  0,0
                                                                                         X248
                                                                                                    DATA
                                                                                                            0,0
X191
          DATA
                  0,0
                                                                                         X249
                                                                                                    DATA
                                                                                                            0,0
                                                                                         X250
                                                                                                    DATA
          DATA MEMORY PAGE 7 (STARTING ADDRESS 896 OR >380)
                                                                                                            0,0
                                                                                         X251
                                                                                                    DATA
                                                                                                            0.0
                                                                                         X252
                                                                                                    DATA
                                                                                                            0,0
X192
          DATA
                  0,0
                                                                                         X253
                                                                                                    DATA
                                                                                                            0,0
X193
          DATA
                  0,0
                                                                                         X254
                                                                                                    DATA
                                                                                                            0,0
X194
          DATA
                  0,0
X195
          DATA
                                                                                          X255
                                                                                                    DATA
                                                                                                            0,0
                  0,0
X196
          DATA
                  0,0
X197
          DATA
                  0,0
                                                                                          ********************
X198
          DATA
                  0,0
                                                                                               DATA LOCATION IN BLOCK B2 FOR W=COS(45) OR SIN(45)
X199
          DATA
                  0,0
          DATA
X200
                  0,0
X201
          DATA
                                                                                          ****************
                  0,0
X202
          DATA
                  0,0
                                                                                                    DORG
X203
          DATA
                  0,0
                                                                                                   DATA
                                                                                                            0
X204
          DATA
                  0,0
```

X205

DATA

0,0

* *****	*****	**************	***	C053 C054	EQU EQU	1092 995
*			*	C055	EQU	897
<b>* 13-</b>	BIT TWIDD	LE FACTORS FOR 256-POINT COMPLEX FFT	*	C056	EQU	799
*			*	C057	EQU	700
*****	****	***********	***	C058	EQU	601
*				C059	EQU	501
C000	EQU	4095		C060	EQU	401
C001	EQU	4094		C061	EQU	301
C002	EQU	4091		C062	EQU	201
C003	EQU	4085		C063	EQU	101
C004	EQU	4076		C064	EQU	0
C005	EQU	4065		C065	EQU	-101
C006	EQU	4052		C066	EQU	-201
C007	EQU	4036		C067	EQU	-301
C008	EQU	4017		C068	EQU	-401
C009	EQU	3996		C069	EQU	-501
C010	EQU	3973		C070	EQU	-601
C011	EQU	3948		C071	EQU	-700
C012	EQU	3920		C072	EQU	-799
C013	EQU	3889		C073	EQU	-897
C014	EQU	3857		C074	EQU	-995
C015	EQU	3822		C075	EQU	-1092
C016	EQU	3784		C076	EQU	-1189
C017	EQU	3745		C077	EQU	-1285
C018	EQU	3703		C078	EQU	-1380
C019	EQU	3659		C079	EQU	-1474
C020	EQU	3612		C080	EQU	-1567
C021	EQU	3564		C081	EQU	-1660
C022	EQU	3513		C082	EQU	-1751
C023	EQU	3461		C083	EQU	-1842
C024	EQU	3406		C084	EQU	-1931
C025 C026	EQU	3349		C085	EQU	-2019
C026	EQU	3290		C086	EQU	-2106
C027	EQU EQU	3229 3166		C087 C088	EQU EQU	-2191 -2276
C029	EQU	3102		C089	EQU	-2359
C030	EQU	3035		C090	EQU	-2440
C031	EQU	2967		C091	EQU	-2520
C032	EQU	2896		C092	EQU	-2598
C033	EOU	2824		C093	EQU	-2675
C034	EQU	2751		C094	EQU	-2751
2035	EQU	2675		C095	EQU	-2824
2036	EQU	2598		C096	EQU	-2896
2037	EQU	2520		C097	EQU	-2967
2038	EQU	2440		C098	EQU	-3035
2039	EQU	2359		C099	EQU	-3102
C040	EQU	2276		C100	EQU	-3166
C041	EQU	2191		C101	EQU	-3229
2042	EQU	2106		C102	EQU	-3290
C043	EQU	2019		C103	EQU	-3349
C044	EQU	1931		C104	EQU	-3406
CO45	EQU	1842		C105	EQU	-3461
C046	EQU	1751		C106	EQU	-3513
2047	EQU	1660		C107	EQU	-3564
048	EQU	1567		C108	EQU	-3612
049	EQU	1474		C109	EQU	-3659
2050	EQU	1380		C110	EQU	-3703
2051	EQU	1285		C111	EQU	-3745
C052	EQU	1189		C112	EQU	-3784

C113 EQU -3822 C114 EQU -3857 C115 EQU -3889 C116 EQU -3928 C117 EQU -3948 C118 EQU -3948 C118 EQU -3973 C119 EQU -3993 C1120 EQU -4017 C121 EQU -4052 C122 EQU -4052 C123 EQU -4052 C124 EQU -4052 C125 EQU -4065 C126 EQU -4069 C127 EQU -4094 C127 EQU -4094  * ** ** ** ** ** ** ** ** ** ** ** **			
C114			
C115			
C116	C114	EQU	-3857
C117	C115	EQU	-3889
C117	C116	EOU	-3920
C118			
C119 EQU -3996 C120 EQU -4017 C121 EQU -4056 C122 EQU -4052 C123 EQU -4056 C125 EQU -4056 C125 EQU -4091 C127 EQU -4091 C128 EQU -4011 C129 E			
C120			
C121			
C122			
C123 EQU -4065 C124 EQU -4076 C125 EQU -4085 C126 EQU -4081 C127 EQU -4094  *  S000 EQU 0 S001 EQU 101 S002 EQU 201 S003 EQU 301 S004 EQU 401 S005 EQU 501 S006 EQU 601 S007 EQU 995 S010 EQU 995 S010 EQU 995 S011 EQU 995 S011 EQU 1092 S012 EQU 1189 S013 EQU 1285 S014 EQU 1285 S014 EQU 1285 S014 EQU 1285 S015 EQU 1285 S014 EQU 1285 S018 EQU 1285 S019 EQU 1285 S019 EQU 1285 S019 EQU 1285 S010 EQU 995 S011 EQU 1092 S012 EQU 1285 S014 EQU 1285 S015 EQU 1285 S016 EQU 1285 S017 EQU 1890 S018 EQU 1751 S019 EQU 1931 S020 EQU 1931 S021 EQU 2019 S022 EQU 2106 S023 EQU 2191 S024 EQU 2276 S025 EQU 2250 S026 EQU 2440 S027 EQU 2520 S028 EQU 2598 S029 EQU 2598 S029 EQU 2598 S029 EQU 2598 S0303 EQU 2598 S0303 EQU 2598 S0303 EQU 2867 S031 EQU 2864 S033 EQU 2867 S034 EQU 3035 S036 EQU 3299 S039 EQU 3406 S037 EQU 3299 S039 EQU 3406 S041 EQU 3406 S041 EQU 3461	C121	EQU	-4036
C124	C122	EQU	-4052
C124	C123	EOU	-4065
C125 EQU -4085 C126 EQU -4094 C127 EQU -4094  * \$0001 EQU 101 \$0002 EQU 201 \$0003 EQU 301 \$0005 EQU 501 \$0005 EQU 501 \$0006 EQU 601 \$0007 EQU 995 \$0009 EQU 897 \$010 EQU 995 \$011 EQU 1092 \$012 EQU 1189 \$013 EQU 1380 \$0515 EQU 1189 \$011 EQU 1380 \$015 EQU 1189 \$011 EQU 1995 \$012 EQU 1189 \$013 EQU 1897 \$010 EQU 995 \$011 EQU 1992 \$012 EQU 1189 \$013 EQU 1893 \$014 EQU 1380 \$0515 EQU 1189 \$015 EQU 1189 \$016 EQU 1991 \$017 EQU 1092 \$019 EQU 1892 \$019 EQU 2019 \$019 EQU 1842 \$019 EQU 1842 \$020 EQU 1931 \$021 EQU 2019 \$022 EQU 2019 \$023 EQU 2019 \$024 EQU 2059 \$025 EQU 2751 \$026 EQU 2751 \$031 EQU 2751 \$032 EQU 2751 \$033 EQU 2751 \$031 EQU 2751 \$031 EQU 2755 \$030 EQU 2751 \$031 EQU 2755 \$030 EQU 2751 \$031 EQU 2896 \$033 EQU 2896 \$033 EQU 2896 \$033 EQU 2897 \$034 EQU 3035 \$035 EQU 3039 \$039 EQU 3406 \$041 EQU 3406 \$041 EQU 3406 \$041 EQU 3406			-4076
C126 EQU -4091  * S000 EQU 0 S001 EQU 101 S002 EQU 201 S003 EQU 301 S004 EQU 401 S005 EQU 501 S006 EQU 601 S007 EQU 700 S008 EQU 700 S008 EQU 995 S010 EQU 995 S011 EQU 1092 S012 EQU 1189 S013 EQU 1285 S014 EQU 1360 S015 EQU 1360 S016 EQU 995 S011 EQU 1092 S012 EQU 1897 S010 EQU 995 S011 EQU 1092 S012 EQU 1897 S010 EQU 995 S011 EQU 1092 S012 EQU 1285 S014 EQU 1285 S014 EQU 1285 S015 EQU 1474 S016 EQU 1567 S017 EQU 1660 S018 EQU 1751 S019 EQU 1931 S020 EQU 1931 S021 EQU 2019 S022 EQU 2191 S022 EQU 2191 S022 EQU 2191 S022 EQU 2250 S028 EQU 2276 S025 EQU 2359 S026 EQU 2550 S028 EQU 2550 S029 EQU 2550 S028 EQU 2550 S030 EQU 2550 S031 EQU 2598 S029 EQU 2675 S030 EQU 2598 S033 EQU 2697 S034 EQU 2896 S033 EQU 2896 S033 EQU 2967 S034 EQU 3035 S035 EQU 3036 S037 EQU 3299 S039 EQU 3406 S037 EQU 3229 S038 EQU 3290 S039 EQU 3406 S041 EQU 3461			
C127 EQU -4094  * * * * * * * * * * * * * * * * * * *			
\$ 5000 EQU 0 101 5002 EQU 201 5003 EQU 301 5004 EQU 401 5005 EQU 501 5006 EQU 601 5007 EQU 501 5006 EQU 601 5007 EQU 5008 EQU 601 5007 EQU 5008 EQU 601 5007 EQU 5001			
S000         EQU         O           S001         EQU         201           S003         EQU         301           S004         EQU         301           S005         EQU         501           S006         EQU         501           S007         EQU         700           S008         EQU         799           S009         EQU         897           S011         EQU         1092           S012         EQU         1189           S013         EQU         1285           S014         EQU         1380           S015         EQU         1567           S017         EQU         1567           S018         EQU         1567           S017         EQU         1660           S018         EQU         1751           S019         EQU         2019           S020         EQU         1931           S021         EQU         2019           S022         EQU         2191           S023         EQU         2291           S024         EQU         2520           S025		FQU	-4094
S001         EQU         101           S002         EQU         201           S003         EQU         301           S004         EQU         401           S005         EQU         601           S006         EQU         601           S007         EQU         601           S009         EQU         995           S010         EQU         995           S011         EQU         1092           S012         EQU         1285           S014         EQU         1285           S015         EQU         1286           S016         EQU         1567           S017         EQU         1567           S018         EQU         1751           S019         EQU         1751           S020         EQU         1931           S021         EQU         2196           S022         EQU         2196           S023         EQU         2276           S024         EQU         2276           S025         EQU         2526           S024         EQU         2526           S029			
S002         EQU         201           S003         EQU         301           S004         EQU         501           S005         EQU         501           S006         EQU         501           S007         EQU         700           S008         EQU         799           S009         EQU         897           S010         EQU         1189           S011         EQU         1285           S014         EQU         1380           S015         EQU         1567           S017         EQU         1567           S018         EQU         1567           S019         EQU         1931           S019         EQU         1931           S019         EQU         2019           S020         EQU         2191           S021         EQU         2019           S022         EQU         2191           S023         EQU         2191           S024         EQU         2276           S025         EQU         250           S029         EQU         259           S029	S000	EQU	0
S003         EQU         301           S004         EQU         401           S005         EQU         601           S006         EQU         601           S007         EQU         790           S008         EQU         799           S010         EQU         1092           S011         EQU         1092           S012         EQU         1285           S013         EQU         1285           S014         EQU         1285           S015         EQU         1474           S016         EQU         1476           S017         EQU         1660           S018         EQU         1751           S019         EQU         1931           S020         EQU         1931           S021         EQU         2196           S022         EQU         1931           S021         EQU         2196           S022         EQU         2196           S023         EQU         2276           S024         EQU         2276           S025         EQU         2525           S026	5001	EQU	101
S003         EQU         301           S004         EQU         401           S005         EQU         601           S006         EQU         601           S007         EQU         790           S008         EQU         799           S010         EQU         1092           S011         EQU         1092           S012         EQU         1285           S013         EQU         1285           S014         EQU         1285           S015         EQU         1474           S016         EQU         1476           S017         EQU         1660           S018         EQU         1751           S019         EQU         1931           S020         EQU         1931           S021         EQU         2196           S022         EQU         1931           S021         EQU         2196           S022         EQU         2196           S023         EQU         2276           S024         EQU         2276           S025         EQU         2525           S026	5002	EOU	201
S004         EQU         401           S005         EQU         501           S006         EQU         601           S007         EQU         700           S008         EQU         799           S009         EQU         897           S010         EQU         995           S011         EQU         1092           S012         EQU         1380           S013         EQU         1285           S014         EQU         1380           S015         EQU         1567           S017         EQU         1567           S018         EQU         1751           S019         EQU         1751           S019         EQU         1931           S020         EQU         1931           S021         EQU         2196           S022         EQU         2191           S023         EQU         2191           S024         EQU         2276           S025         EQU         2440           S027         EQU         2520           S028         EQU         2575           S030			
S005         EQU         501           S006         EQU         601           S007         EQU         709           S008         EQU         799           S010         EQU         995           S011         EQU         1092           S012         EQU         1189           S013         EQU         1285           S014         EQU         1380           S015         EQU         1567           S017         EQU         1660           S018         EQU         1751           S019         EQU         1842           S020         EQU         2019           S021         EQU         2019           S022         EQU         2016           S023         EQU         2296           S024         EQU         2276           S025         EQU         2520           S026         EQU         2520           S027         EQU         2520           S030         EQU         2575           S031         EQU         2575           S032         EQU         2586           S033			
S006         EQU         601           S007         EQU         700           S008         EQU         799           S009         EQU         897           S010         EQU         995           S011         EQU         1092           S012         EQU         1189           S013         EQU         1285           S014         EQU         1567           S015         EQU         1567           S017         EQU         1567           S018         EQU         1751           S019         EQU         1931           S020         EQU         1931           S021         EQU         2191           S022         EQU         2191           S023         EQU         2219           S024         EQU         2276           S025         EQU         2520           S026         EQU         259           S027         EQU         250           S028         EQU         259           S029         EQU         255           S031         EQU         255           S032			
S007         EQU         700           S008         EQU         799           S009         EQU         897           S010         EQU         995           S011         EQU         11092           S012         EQU         1189           S013         EQU         1285           S014         EQU         1380           S015         EQU         1474           S016         EQU         1567           S017         EQU         1660           S018         EQU         1751           S020         EQU         1931           S021         EQU         2019           S022         EQU         2019           S023         EQU         2191           S024         EQU         2276           S025         EQU         2520           S027         EQU         2598           S029         EQU         2598           S029         EQU         2751           S031         EQU         2896           S033         EQU         2896           S034         EQU         3035           S035			
SO08         EQU         799           SO09         EQU         897           SO10         EQU         995           S011         EQU         1092           S012         EQU         1285           S013         EQU         1285           S014         EQU         1380           S015         EQU         1474           S016         EQU         1567           S017         EQU         1660           S018         EQU         1751           S019         EQU         1931           S021         EQU         1931           S022         EQU         1931           S022         EQU         2106           S023         EQU         2276           S024         EQU         2276           S025         EQU         2359           S026         EQU         2520           S027         EQU         2520           S028         EQU         2598           S029         EQU         2675           S031         EQU         2896           S032         EQU         2896           S033			
S009         EQU         897           S010         EQU         995           S011         EQU         1092           S012         EQU         1189           S013         EQU         1285           S014         EQU         1380           S015         EQU         1567           S017         EQU         1567           S018         EQU         1751           S019         EQU         1931           S021         EQU         2019           S022         EQU         2019           S023         EQU         2191           S024         EQU         2276           S025         EQU         2359           S026         EQU         2520           S027         EQU         2590           S028         EQU         2575           S030         EQU         2751           S031         EQU         286           S033         EQU         2875           S034         EQU         3035           S034         EQU         3035           S035         EQU         3102           S036	S007	EQU	
S010         EQU         995           S011         EQU         1092           S012         EQU         1285           S013         EQU         1285           S014         EQU         1380           S015         EQU         1474           S016         EQU         1567           S017         EQU         1660           S018         EQU         1751           S020         EQU         1931           S021         EQU         2196           S022         EQU         2106           S023         EQU         2209           S024         EQU         2276           S025         EQU         2520           S024         EQU         259           S025         EQU         259           S026         EQU         259           S027         EQU         259           S029         EQU         2675           S030         EQU         2751           S031         EQU         2826           S032         EQU         2896           S033         EQU         2967           S034	S008	EQU	799
S010         EQU         995           S011         EQU         1092           S012         EQU         1285           S013         EQU         1285           S014         EQU         1380           S015         EQU         1474           S016         EQU         1660           S017         EQU         1660           S018         EQU         1751           S020         EQU         1931           S021         EQU         2196           S022         EQU         2106           S023         EQU         2276           S024         EQU         2275           S024         EQU         250           S027         EQU         259           S028         EQU         2675           S030         EQU         2675           S031         EQU         2751           S031         EQU         2826           S033         EQU         3035           S034         EQU         3035           S035         EQU         3036           S036         EQU         3049           S038	5009	EOU	897
SO11   EQU   1092   1092   1093   1094   1095   1	5010		995
S012         EQU         1188           S013         EQU         1285           S014         EQU         1380           S015         EQU         1474           S016         EQU         1660           S017         EQU         1660           S018         EQU         1751           S019         EQU         1931           S021         EQU         2196           S022         EQU         2106           S023         EQU         2276           S024         EQU         2276           S025         EQU         250           S026         EQU         250           S027         EQU         250           S028         EQU         259           S029         EQU         2675           S031         EQU         2824           S032         EQU         285           S031         EQU         286           S033         EQU         2896           S034         EQU         3035           S035         EQU         3035           S036         EQU         3036           S037			
S013         EQU         1285           S014         EQU         1380           S015         EQU         1474           S016         EQU         1567           S017         EQU         1751           S018         EQU         1751           S019         EQU         1751           S020         EQU         1931           S021         EQU         2019           S022         EQU         2191           S023         EQU         2276           S024         EQU         2359           S025         EQU         2520           S028         EQU         2590           S029         EQU         2598           S029         EQU         2675           S031         EQU         2854           S032         EQU         2866           S033         EQU         2967           S034         EQU         3035           S035         EQU         3036           S036         EQU         3102           S036         EQU         303           S037         EQU         3290           S038 <td></td> <td></td> <td></td>			
S014         EQU         1380           S015         EQU         1474           S016         EQU         1660           S017         EQU         1660           S018         EQU         1751           S019         EQU         1842           S020         EQU         2019           S021         EQU         2019           S022         EQU         2106           S023         EQU         2276           S024         EQU         2276           S025         EQU         2400           S027         EQU         2520           S028         EQU         2598           S029         EQU         2675           S031         EQU         2896           S033         EQU         2896           S033         EQU         2896           S033         EQU         3035           S034         EQU         3035           S035         EQU         3039           S036         EQU         3030           S037         EQU         3229           S038         EQU         3406           S041 <td></td> <td></td> <td></td>			
S015         EQU         1474           S016         EQU         1567           S017         EQU         1560           S018         EQU         1751           S019         EQU         1751           S020         EQU         1931           S021         EQU         2019           S022         EQU         2106           S023         EQU         2276           S025         EQU         2359           S026         EQU         2520           S027         EQU         2598           S029         EQU         2675           S030         EQU         2896           S031         EQU         2894           S033         EQU         2896           S034         EQU         2897           S034         EQU         2897           S034         EQU         3035           S035         EQU         3036           S036         EQU         3102           S038         EQU         3299           S039         EQU         3406           S041         EQU         3401			
S016         EQU         1567           S017         EQU         1660           S018         EQU         1751           S019         EQU         1842           S020         EQU         2019           S021         EQU         2019           S022         EQU         2016           S023         EQU         2191           S024         EQU         2276           S025         EQU         2359           S026         EQU         2520           S027         EQU         2520           S030         EQU         2575           S031         EQU         2751           S032         EQU         2896           S033         EQU         2876           S034         EQU         3035           S034         EQU         3036           S034         EQU         3039           S038         EQU         3290           S039         EQU         3406           S041         EQU         3401           S041         EQU         3513			
S017         EQU         1660           S018         EQU         1751           S019         EQU         1842           S020         EQU         1931           S021         EQU         2019           S022         EQU         2106           S023         EQU         2276           S024         EQU         2275           S025         EQU         2520           S027         EQU         2598           S029         EQU         2675           S030         EQU         2751           S031         EQU         2824           S032         EQU         2675           S031         EQU         2896           S033         EQU         2967           S034         EQU         3035           S035         EQU         30102           S036         EQU         3102           S037         EQU         3229           S038         EQU         3349           S040         EQU         3461           S041         EQU         3461	S015	EQU	1474
S018         EQU         1751           S019         EQU         1931           S020         EQU         2019           S021         EQU         2019           S022         EQU         2191           S023         EQU         2191           S024         EQU         2276           S025         EQU         2359           S026         EQU         2520           S027         EQU         2598           S029         EQU         2751           S031         EQU         2876           S032         EQU         2876           S033         EQU         2875           S034         EQU         3035           S034         EQU         3035           S035         EQU         3102           S036         EQU         3102           S038         EQU         3299           S039         EQU         3349           S040         EQU         3406           S041         EQU         3513	S016	EQU	1567
S019         EQU         1842           S020         EQU         1931           S021         EQU         2019           S022         EQU         2106           S023         EQU         2276           S024         EQU         2276           S025         EQU         2359           S026         EQU         2520           S028         EQU         2598           S029         EQU         2675           S031         EQU         2824           S032         EQU         2896           S033         EQU         2896           S033         EQU         2967           S034         EQU         3035           S035         EQU         3166           S037         EQU         3229           S038         EQU         3299           S039         EQU         3406           S041         EQU         3461           S042         EQU         3513	5017	EQU	1660
S019         EQU         1842           S020         EQU         1931           S021         EQU         2019           S022         EQU         2106           S023         EQU         2276           S024         EQU         2276           S025         EQU         2359           S026         EQU         2520           S028         EQU         2598           S029         EQU         2675           S031         EQU         2824           S032         EQU         2896           S033         EQU         2896           S033         EQU         2967           S034         EQU         3035           S035         EQU         3166           S037         EQU         3229           S038         EQU         3299           S039         EQU         3406           S041         EQU         3461           S042         EQU         3513	S018	EOU	1751
SO20         EQU         1931           SO21         EQU         2019           SO23         EQU         2191           SO24         EQU         2191           SO25         EQU         2276           SO25         EQU         2359           SO27         EQU         2520           SO28         EQU         2598           SO29         EQU         2575           SO31         EQU         2824           SO32         EQU         2896           SO33         EQU         2896           SO34         EQU         3035           SO35         EQU         3035           SO36         EQU         3166           SO37         EQU         3229           SO38         EQU         3299           SO39         EQU         3406           SO41         EQU         3401           SO41         EQU         3513			
SO21         EQU         2019           SO22         EQU         2106           SO23         EQU         2276           SO24         EQU         2276           SO25         EQU         2279           SO26         EQU         2440           SO27         EQU         2598           SO29         EQU         2675           SO31         EQU         2824           SO32         EQU         2896           SO33         EQU         2896           SO33         EQU         3035           SO34         EQU         3035           SO35         EQU         307           SO36         EQU         3102           SO37         EQU         3229           SO38         EQU         3290           SO39         EQU         3406           SO41         EQU         3461           SO42         EQU         3513			
SO22         EQU         2106           SO23         EQU         2276           SO25         EQU         2359           SO26         EQU         2359           SO27         EQU         2500           SO28         EQU         259           SO29         EQU         2675           SO30         EQU         2896           SO31         EQU         2894           SO33         EQU         286           SO34         EQU         3035           SO35         EQU         3035           SO36         EQU         3102           SO36         EQU         3102           SO37         EQU         3229           SO38         EQU         3290           SO39         EQU         3406           SO41         EQU         3401           SO41         EQU         3513			
SO23         EQU         2191           SO24         EQU         2276           SO25         EQU         2359           SO26         EQU         2440           SO27         EQU         2520           SO28         EQU         2598           SO29         EQU         2575           SO31         EQU         2824           SO32         EQU         286           SO33         EQU         2967           SO34         EQU         3035           SO35         EQU         3035           SO35         EQU         3102           SO36         EQU         3102           SO37         EQU         3229           SO38         EQU         3290           SO39         EQU         3406           SO41         EQU         3461           SO42         EQU         3513			
S024         EQU         2276           S025         EQU         2359           S026         EQU         2500           S027         EQU         2520           S028         EQU         2598           S029         EQU         2675           S030         EQU         2751           S031         EQU         2864           S032         EQU         286           S033         EQU         2967           S034         EQU         3035           S035         EQU         3166           S037         EQU         3166           S037         EQU         3229           S038         EQU         3299           S039         EQU         3406           S041         EQU         3461           S042         EQU         3513			
SO25         EQU         2359           SO26         EQU         2440           SO27         EQU         2520           SO28         EQU         2598           SO29         EQU         2598           SO30         EQU         2251           SO31         EQU         2894           SO33         EQU         2967           SO34         EQU         3035           SO35         EQU         3106           SO36         EQU         3166           SO37         EQU         3229           SO38         EQU         3290           SO39         EQU         3406           SO40         EQU         3461           SO41         EQU         3461           SO42         EQU         3513			
SO26         EQU         2440           SO27         EQU         2520           SO28         EQU         2598           SO29         EQU         2675           SO30         EQU         2675           SO31         EQU         2824           SO32         EQU         2896           SO33         EQU         2967           SO34         EQU         3035           SO35         EQU         3102           SO36         EQU         3166           SO37         EQU         3229           SO38         EQU         3290           SO39         EQU         3406           SO41         EQU         3461           SO42         EQU         3513	S024	EQU	2276
S027         EQU         2520           S028         EQU         2598           S029         EQU         2675           S030         EQU         2751           S031         EQU         2824           S032         EQU         2896           S033         EQU         2967           S034         EQU         3035           S035         EQU         3102           S036         EQU         3166           S037         EQU         3229           S038         EQU         3290           S039         EQU         3406           S041         EQU         3461           S042         EQU         3513	5025	EQU	2359
\$027 EQU 2520 \$028 EQU 2598 \$029 EQU 2675 \$030 EQU 2751 \$031 EQU 2824 \$032 EQU 2896 \$033 EQU 2967 \$034 EQU 3035 \$035 EQU 3106 \$037 EQU 3102 \$036 EQU 3166 \$037 EQU 3229 \$038 EQU 3290 \$039 EQU 3349 \$040 EQU 3461 \$041 EQU 3461	5026	EQU	2440
SO28         EQU         2598           SO29         EQU         2675           SO30         EQU         2751           SO31         EQU         2824           SO32         EQU         2896           SO33         EQU         2967           SO34         EQU         3035           SO35         EQU         3102           SO36         EQU         3102           SO37         EQU         3229           SO38         EQU         3290           SO39         EQU         3406           SO40         EQU         3461           SO41         EQU         3513			
\$029 EQU 2675 \$030 EQU 2751 \$031 EQU 2824 \$032 EQU 2896 \$033 EQU 2967 \$034 EQU 3035 \$035 EQU 3102 \$036 EQU 3166 \$037 EQU 3229 \$038 EQU 3290 \$039 EQU 3406 \$040 EQU 3406 \$041 EQU 3461			
S030         EQU         2751           S031         EQU         2824           S032         EQU         2896           S033         EQU         2967           S034         EQU         3035           S035         EQU         3106           S036         EQU         3229           S038         EQU         3290           S039         EQU         3496           S040         EQU         3461           S041         EQU         3461           S042         EQU         3513			
S031         EQU         2824           S032         EQU         2967           S034         EQU         3035           S035         EQU         3035           S036         EQU         3102           S037         EQU         3229           S038         EQU         3290           S039         EQU         3406           S041         EQU         3461           S042         EQU         3513			
S032         EQU         2896           S033         EQU         2967           S034         EQU         3035           S035         EQU         3102           S036         EQU         329           S037         EQU         329           S038         EQU         329           S039         EQU         3406           S040         EQU         3461           S041         EQU         3461           S042         EQU         3513			
S033         EQU         2967           S034         EQU         3035           S035         EQU         3102           S036         EQU         3166           S037         EQU         3229           S038         EQU         3290           S039         EQU         349           S040         EQU         3466           S041         EQU         3461           S042         EQU         3513			
\$034 EQU 3035 \$035 EQU 3102 \$036 EQU 3166 \$037 EQU 3229 \$038 EQU 3290 \$039 EQU 3340 \$040 EQU 3406 \$041 EQU 3461 \$042 EQU 3513	5032	EQU	2896
S035         EQU         3102           S036         EQU         3166           S037         EQU         3229           S038         EQU         3290           S039         EQU         3349           S040         EQU         3466           S041         EQU         3461           S042         EQU         3513	5033	EQU	2967
S035         EQU         3102           S036         EQU         3166           S037         EQU         3229           S038         EQU         3290           S039         EQU         3349           S040         EQU         3466           S041         EQU         3461           S042         EQU         3513	S034	EOU	3035
\$036 EQU 3166 \$037 EQU 3229 \$038 EQU 3290 \$039 EQU 3349 \$040 EQU 3406 \$041 EQU 3513 \$042 EQU 3513			3102
S037         EQU         3229           S038         EQU         3290           S039         EQU         3349           S040         EQU         3406           S041         EQU         3461           S042         EQU         3513			
S038         EQU         3290           S039         EQU         3349           S040         EQU         3406           S041         EQU         3461           S042         EQU         3513			
S039         EQU         3349           S040         EQU         3406           S041         EQU         3461           S042         EQU         3513			
S040         EQU         3406           S041         EQU         3461           S042         EQU         3513			
5041 EQU 3461 5042 EQU 3513		EQU	
S042 EQU 3513	S040	EQU	3406
S042 EQU 3513	5041	EOU	3461
2012 550 3304			
	3043	FÃO	3304

5044	EQU	3612
S045	EQU	3659
5046	EOU	3703
S047	EQU	3745
S048	EQU	3784
5049	EQU	3822
5050	EQU	3857
S051	EQU	3889
S052	EQU	3920
S053	EQU	3948
S054	EQU	3973
5055	EQU	3996
5056	EQU	4017
S057	EQU	4036
S058	EQU	4052
5059	EOU	4065
5060	EOU	4076
5061		
	EQU	4085
S062	EQU	4091
S063	EQU	4094
5064	EQU	4095
5065	EQU	4094
S066	EQU	4091
S067	EQU	4085
5068	EQU	4076
S069	EQU	4065
S070	EQU	4052
5071	EQU	4036
5072	EQU	4017
S073	EQU	3996
S074	EQU	3973
S075	EQU	3948
5076	EQU	3920
5077	EOU	3889
5078	EQU	3857
S079	EQU	3822
S080	EQU	3784
S081	EQU	3745
S082	EQU	3703
5083	EQU	3659
5084	EQU	3612
5085		3564
	EQU	
S086	EQU	3513
5087	EQU	3461
S088	EQU	3406
5089	EQU	3349
5090	EQU	3290
S091		3229
	EQU	
5092	EQU	3166
5093	EQU	3102
S094	EQU	3035
5095	EQU	2967
5096	EQU	2896
5097	EQU	2824
5098	EQU	2751
S099	EQU	2675
S100	EQU	2598
5101	EQU	2520
S102	EQU	2440
S103	EQU	2359
5105	250	2333

```
S104
           EQU
                     2276
                                                                                                             COMBOI
                                                                                                                        X032, X033, X034, X035, 0
S105
           EQU
                     2191
                                                                                                             COMBOI
                                                                                                                        X036, X037, X038, X039, 0
5106
           EQU
                     2106
                                                                                                             COMBOI
                                                                                                                        X040, X041, X042, X043, 0
S107
           EQU
                     2019
                                                                                                             COMBOI
                                                                                                                        X044, X045, X046, X047, 0
5108
           EOU
                     1931
                                                                                                             COMBOI
                                                                                                                        X048, X049, X050, X051, 0
S109
           EOU
                     1842
                                                                                                             COMBOI
                                                                                                                        X052, X053, X054, X055, 0
5110
           EQU
                     1751
                                                                                                             COMBOI
                                                                                                                        X056, X057, X058, X059, 0
S111
           EQU
                      1660
                                                                                                             COMBOI
                                                                                                                        X060, X061, X062, X063, 0
S112
           EQU
                      1567
                                                                                                             LDPK
S113
           EOU
                     1474
                                                                                                             COMBOI
                                                                                                                        X064, X065, X066, X067, 128
                                                                                                             COMBOI
5114
           EQU
                     1380
                                                                                                                        X068, X069, X070, X071, 128
                                                                                                                        X072, X073, X074, X075, 128
S115
           EQU
                     1285
                                                                                                             COMBOI
S116
           EOU
                     1189
                                                                                                             COMBOI
                                                                                                                        X076, X077, X078, X079, 128
5117
           EQU
                     1092
                                                                                                             COMBOI
                                                                                                                        X080, X081, X082, X083, 128
5118
           EQU
                     995
                                                                                                             COMBOI
                                                                                                                        X084, X085, X086, X087, 128
S119
           EQU
                     897
                                                                                                             COMBOI
                                                                                                                        X088, X089, X090, X091, 128
S120
           EQU
                                                                                                             COMBOI
                     799
                                                                                                                        X092, X093, X094, X095, 128
5121
           EQU
                     700
                                                                                                             COMBOI
                                                                                                                        X096, X097, X098, X099, 128
S122
           EQU
                     601
                                                                                                             COMBOI
                                                                                                                        X100, X101, X102, X103, 128
5123
           EOU
                                                                                                             COMBOI
                     501
                                                                                                                        X104.X105.X106.X107.128
S124
           EQU
                     401
                                                                                                             COMBOI
                                                                                                                        X108, X109, X110, X111, 128
S125
                                                                                                             COMBOI
           EQU
                     301
                                                                                                                        X112, X113, X114, X115, 128
S126
                                                                                                             COMBOI
           EOU
                     201
                                                                                                                        X116.X117.X118.X119.128
S127
           EQU
                     101
                                                                                                             COMBOI
                                                                                                                        X120, X121, X122, X123, 128
                                                                                                             COMBOI
                                                                                                                        X124, X125, X126, X127, 128
           LIST
                                                                                                             LDPK
           AORG
                     0
                                                                                                             COMBOI
                                                                                                                        X128, X129, X130, X131, 256
           В
                     INIT
                                                                                                             COMBOI
                                                                                                                        X132, X133, X134, X135, 256
                                                                                                             COMBOI
                                                                                                                        X136.X137.X138.X139.256
                                                                                                             COMBOI
           AORG
                     >20
                                                                                                                        X140, X141, X142, X143, 256
                                                                                                             COMBOI
                                                                                                                        X144, X145, X146, X147, 256
WVAL
                                                                                                             COMBOI
           DATA
                     >5A82
                                                                                                                        X148, X149, X150, X151, 256
                                                                                                             COMBOI
                                                                                                                        X152, X153, X154, X155, 256
           SYSTEM INITIALIZATION
                                                                                                             COMBOI
                                                                                                                        X156, X157, X158, X159, 256
                                                                                                             COMBOI
                                                                                                                        X160, X161, X162, X163, 256
INIT
                                                                                                             COMBOI
                                                                                                                        X164, X165, X166, X167, 256
           SPM
                     0
           CNFD
                                                                                                             COMBOI
                                                                                                                        X168, X169, X170, X171, 256
           ROVM
                                                                                                             COMBOI
                                                                                                                        X172, X173, X174, X175, 256
           SSXM
                                                                                                             COMBOI
                                                                                                                        X176.X177.X178.X179.256
           LARP
                     ARO
                                                                                                             COMBOI
                                                                                                                        X180, X181, X182, X183, 256
           LRLK
                     ARO, W
                                                                                                             COMBOI
                                                                                                                        X184, X185, X186, X187, 256
           LALK
                     WVAL
                                                                                                             COMBOI
                                                                                                                        X188.X189.X190.X191.256
           TBLR
                                                                                                             LDPK
                     *.AR1
                                                                                                             COMBOI
                                                                                                                        X192, X193, X194, X195, 384
           В
                     FT1024
                                                                                                             COMBOI
                                                                                                                        X196.X197.X198.X199.384
                                                                                                             COMBOI
                                                                                                                        X200, X201, X202, X203, 384
****************
                                                                                                             COMBOI
                                                                                                                        X204, X205, X206, X207, 384
           256-POINT FFT KERNEL - STAGES 1 AND 2
                                                                                                             COMBOI
                                                                                                                        X208.X209.X210.X211.384
                                                                                                             COMBOI
                                                                                                                        X212, X213, X214, X215, 384
                                                                                                             COMBOI
                                                                                                                        X216, X217, X218, X219, 384
**********************
                                                                                                             COMBOI
                                                                                                                        X220.X221.X222.X223.384
KNL256
           LDPK
                                                                                                             COMBOI
                                                                                                                        X224, X225, X226, X227, 384
           COMBOI
                     X000, X001, X002, X003, 0
                                                                                                             COMBOI
                                                                                                                        X228, X229, X230, X231, 384
           COMBOI
                     X004, X005, X006, X007, 0
                                                                                                             COMBOI
                                                                                                                        X232.X233.X234.X235.384
           COMBOI
                     X008, X009, X010, X011,0
                                                                                                             COMBOI
                                                                                                                        X236, X237, X238, X239, 384
                                                                                                             COMBOI
           COMBOI
                     X012.X013.X014.X015.0
                                                                                                                        X240, X241, X242, X243, 384
           COMBOI
                                                                                                             COMBOI
                                                                                                                        X244.X245.X246.X247.384
                     X016, X017, X018, X019, 0
           COMBOI
                                                                                                             COMBOI
                                                                                                                        X248, X249, X250, X251, 384
                     X020, X021, X022, X023, 0
                                                                                                             COMBOI
                                                                                                                        X252, X253, X254, X255, 384
           COMBOI
                     X024.X025.X026.X027.0
           COMBOI
                     X028.X029.X030.X031.0
```

*****	*****	*****	*******		PBY2I P3BY4I	X106,X110,512 X107,X111,512
	256 007	EEM VEDNET C	TACE 2	*	ZEROI	X112,X116,512
	256-POINT	FFT KERNEL - S	TAGE 3	*	PBY4I	X113,X117,512
				*	PBY2I	X114,X118,512
****	******	*****	********	**	P3BY4I	X115,X119,512
	ZEROI	X000,X004,512			ZEROI PBY4I	X120,X124,512
	PBY4I	X001,X005,512				X121,X125,512
	PBY2I	X002,X006,512			PBY2I	X122,X126,512
	P3BY4I	X003,X007,512			P3BY4I	X123,X127,512
	ZEROI	X008,X012,512			ZEROI	X128,X132,512
	PBY4I	X009,X013,512			PBY4I	X129,X133,512
	PBY2I	X010,X014,512			PBY2I	X130,X134,512
	P3BY4I	X011,X015,512			P3BY4I	X131,X135,512
	ZEROI	X016,X020,512			ZEROI	X136,X140,512
	PBY4I	X017,X021,512			PBY4I	X137,X141,512
	PBY2I	X018,X022,512			PBY2I	X138,X142,512
	P3BY4I	X019,X023,512			P3BY4I	X139,X143,512
	ZEROI	X024,X028,512			ZEROI	X144,X148,512
	PBY4I	X025,X029,512			PBY4I	X145,X149,512
	PBY2I	X026,X030,512			PBY2I	X146,X150,512
	P3BY4I	X027,X031,512			P3BY4I	X147,X151,512
	ZEROI	X032,X036,512			ZEROI	X152,X156,512
	PBY4I	X033,X037,512			PBY4I	X153,X157,512
	PBY2I	X034,X038,512			PBY2I	X154,X158,512
	P3BY4I	X035,X039,512			P3BY4I	X155,X159,512
	ZEROI	X040,X044,512			ZEROI	X160,X164,512
	PBY4I	X041,X045,512			PBY4I	X161,X165,512
	PBY2I	X042,X046,512			PBY2I	X162,X166,512
	P3BY4I	X043,X047,512			P3BY4I	X163,X167,512
	ZEROI	X048,X052,512			ZEROI	X168,X172,512
	PBY4I	X049,X053,512			PBY4I	X169,X173,512
	PBY2I	X050,X054,512			PBY2I	X170,X174,512
	P3BY4I	X051,X055,512			P3BY4I	X171,X175,512
	ZEROI	X056,X060,512			ZEROI	X176,X180,512
	PBY4I	X057,X061,512			PBY4I	X177, X181, 512
	PBY2I	X058,X062,512			PBY2I	X178,X182,512
	P3BY4I	X059,X063,512			P3BY4I	X179,X183,512
	ZEROI	X064, X068, 512			ZEROI	X184,X188,512
	PBY4I	X065,X069,512			PBY41	X185,X189,512
	PBY2I	X066,X070,512			PBY2I	X186,X190,512
	P3BY4I	X067,X071,512			P3BY4I	X187,X191,512
	ZEROI	X072,X076,512			ZEROI	X192,X196,512
	PBY4I	X073,X077,512			PBY4I	X193,X197,512
	PBY2I	X074,X078,512			PBY2I	X194,X198,512
	P3BY4I	X075,X079,512			P3BY4I	X195,X199,512
	ZEROI	X080, X084, 512			ZEROI	X200, X204, 512
	PBY4I	X081,X085,512			PBY41	X201,X205,512
	PBY2I	X082,X086,512			PBY2I	X202, X206, 512
	P3BY4I	X083,X087,512			P3BY4I	X203, X207, 512
	ZEROI	X088,X092,512			ZEROI	X208, X212, 512
	PBY4I	X089,X093,512			PBY41	X209,X213,512
	PBY2I	X090,X094,512			PBY2I	X210,X214,512
	P3BY4I	X091,X095,512			P3BY4I	X211,X215,512
	ZEROI	X096,X100,512			ZEROI	X216,X220,512
	PBY4I	X097, X101, 512			PBY4I	X217,X221,512
	PBY2I	X098, X102, 512			PBY2I	X218,X222,512
	P3BY4I	X099,X103,512			P3BY4I	X219,X223,512
	ZEROI	X104,X108,512			ZEROI	X224,X228,512
		X105,X109,512			PBY4I	X225, X229, 512

	PBY2I	X226,X230,512		BTRFLI	X071,X079,C112,S112,512
	P3BY4I	X227,X231,512		ZEROI	X080,X088,512
	ZEROI	X232,X236,512		BTRFLI	X081, X089, C016, S016, 512
	PBY4I	X233,X237,512		PBY4I	X082,X090,512
				BTRFLI	X083,X091,C048,S048,512
	PBY2I	X234, X238, 512			
	P3BY4I	X235,X239,512		PBY2I	X084,X092,512
	ZEROI	X240, X244, 512		BTRFLI	X085,X093,C080,S080,512
	PBY4I	X241,X245,512		P3BY4I	X086,X094,512
	PBY2I	X242,X246,512		BTRFLI	X087,X095,C112,S112,512
	P3BY4I	X243, X247, 512		ZEROI	X096,X104,512
	ZEROI	X248, X252, 512		BTRFLI	X097,X105,C016,S016,512
	PBY4I			PBY4I	X098,X106,512
		X249, X253, 512		BTRFLI	X099,X107,C048,S048,512
	PBY2I	X250, X254, 512			
	P3BY4I	X251,X255,512		PBY2I	X100,X108,512
*				BTRFLI	X101,X109,C080,S080,512
******	*****	*********	*****	P3BY4I	X102,X110,512
*			*	BTRFLI	X103,X111,C112,S112,512
*	256-POINT	FFT KERNEL - STAGE 4	*	ZEROI	X112,X120,512
			*	BTRFLI	X113,X121,C016,S016,512
		*******		PBY4I	X114,X122,512
	*****	**********	*****	BTRFLI	X115,X123,C048,S048,512
*				PBY2I	X116,X124,512
	ZEROI	X000,X008,512			
	BTRFLI	X001,X009,C016,S016,512		BTRFLI	X117,X125,C080,S080,512
	PBY4I	X002,X010,512		P3BY4I	X118,X126,512
	BTRFLI	X003,X011,C048,S048,512		BTRFLI	X119,X127,C112,S112,512
	PBY2I	X004,X012,512		ZEROI	X128,X136,512
	BTRFLI	X005, X013, C080, S080, 512		BTRFLI	X129,X137,C016,S016,512
	P3BY4I	X006, X014, 512		PBY4I	X130,X138,512
	BTRFLI	X007,X015,C112,S112,512		BTRFLI	X131,X139,C048,S048,512
	ZEROI	X016,X024,512		PBY2I	X132,X140,512
				BTRFLI	X133,X141,C080,S080,512
	BTRFLI	X017,X025,C016,S016,512		P3BY41	X134,X142,512
	PBY4I	X018,X026,512			
	BTRFLI	X019, X027, C048, S048, 512		BTRFLI	X135,X143,C112,S112,512
	PBY2I	X020,X028,512		ZEROI	X144,X152,512
	BTRFLI	X021,X029,C080,S080,512		BTRFLI	X145,X153,C016,S016,512
	P3BY4I	X022,X030,512		PBY4I	X146,X154,512
	BTRFLI	X023,X031,C112,S112,512		BTRFLI	X147,X155,C048,S048,512
	ZEROI	X032,X040,512		PBY2I	X148,X156,512
	BTRFLI	X033,X041,C016,S016,512		BTRFLI	X149, X157, C080, S080, 512
	PBY4I	X034,X042,512		P3BY4I	X150,X158,512
	BTRFLI	X035,X043,C048,S048,512		BTRFLI	X151,X159,C112,S112,512
				ZEROI	X160,X168,512
	PBY2I	X036,X044,512		BTRFLI	
	BTRFLI	X037, X045, C080, S080, 512			X161,X169,C016,S016,512
	P3BY4I	X038,X046,512		PBY4I	X162,X170,512
	BTRFLI	XO39,XO47,C112,S112,512		BTRFLI	X163,X171,C048,S048,512
	ZEROI	X048,X056,512		PBY2I	X164,X172,512
	BTRFLI	X049, X057, C016, S016, 512		BTRFLI	X165,X173,C080,S080,512
	PBY4I	X050,X058,512		P3BY4I	X166,X174,512
	BTRFLI	X051,X059,C048,S048,512		BTRFLI	X167,X175,C112,S112,512
	PBY2I	X052,X060,512		ZEROI	X176,X184,512
				BTRFLI	X177,X185,C016,S016,512
	BTRFLI	X053,X061,C080,S080,512		PBY4I	X178, X186, 512
	P3BY4I	X054,X062,512			
	BTRFLI	X055,X063,C112,S112,512		BTRFLI	X179,X187,C048,S048,512
	ZEROI	X064,X072,512		PBY2I	X180,X188,512
	BTRFLI	X065,X073,C016,S016,512		BTRFLI	X181,X189,C080,S080,512
	PBY4I	X066, X074, 512		P3BY4I	X182,X190,512
	BTRFLI	X067, X075, C048, S048, 512		BTRFLI	X183,X191,C112,S112,512
	PBY2I	X068,X076,512		ZEROI	X192,X200,512
	BTRFLI	X069,X077,C080,S080,512		BTRFLI	X193, X201, C016, S016, 512
	P3BY4I	X070,X078,512		PBY4I	X194,X202,512
	. 30171	10.0,10/0,312			

X039.X055.C056.S056.512

```
PBY2I
          X040.X056.512
BTRFLI
          X041.X057.C072.S072.512
BTRFLI
          X042, X058, C080, S080, 512
BTRFLI
          X043, X059, C088, S088, 512
P3BY4I
          X044.X060.512
BTRFLI
          X045.X061.C104.S104.512
BTRFLI
          X046.X062.C112.S112.512
BTRFLI
          X047, X063, C120, S120, 512
ZEROI
          X064, X080, 512
BTRFLI
          X065, X081, C008, S008, 512
BTRFLI
          X066.X082.C016.S016.512
BTRFLI
          X067, X083, C024, S024, 512
PBY4I
          X068.X084.512
BTRFLI
          X069.X085.C040.S040.512
BTRFLI
          X070, X086, C048, S048, 512
BTRFLI
          X071, X087, C056, S056, 512
PBY2I
          X072.X088.512
BTRFLI
          X073.X089.C072.S072.512
BTRFLI
          X074, X090, C080, S080, 512
BTRFLI
          X075.X091.C088.S088.512
P3BY4I
          X076.X092.512
BTRFLI
          X077, X093, C104, S104, 512
BTRFLI
          X078.X094.C112.S112.512
BTRFLI
          X079.X095.C120.S120.512
ZEROI
          X096.X112.512
BTRFLI
          X097,X113,C008,S008,512
BTRFLI
          X098.X114,C016,S016,512
BTRFLI
          X099.X115.C024.S024.512
PBY4I
          X100,X116,512
BTRFLI
          X101,X117,C040,S040,512
BTRFLI
          X102.X118.C048.S048.512
BTRFLI
          X103,X119,C056,S056,512
PBY2I
          X104,X120,512
BTRFLI
          X105.X121.C072.S072.512
BTRFLI
          X106.X122.C080.S080.512
BTRFLI
          X107,X123,C088,S088,512
P3BY4I
          X108.X124.512
BTRFLI
          X109.X125.C104.S104.512
BTRFLI
          X110, X126, C112, S112, 512
BTRFLI
          X111,X127,C120,S120,512
ZEROI
          X128.X144.512
BTRFLI
          X129,X145,C008,S008,512
BTRFLI
          X130, X146, C016, S016, 512
BTRFLI
          X131.X147.C024.S024.512
PBY4I
          X132, X148, 512
BTRFLI
          X133, X149, C040, S040, 512
BTRFLI
          X134.X150.C048.S048.512
BTRFLI
          X135,X151,C056,S056,512
PBY2I
          X136, X152, 512
BTRFLI
          X137.X153.C072.S072.512
BTRFLI
          X138,X154,C080,S080,512
BTRFLI
          X139, X155, C088, S088, 512
P3BY4I
          X140.X156.512
BTRFLI
          X141.X157.C104.S104.512
BTRFLI
          X142.X158.C112.S112.512
BTRFLI
          X143,X159,C120,S120,512
ZEROI
          X160,X176,512
BTRFLI
          X161.X177.C008.S008.512
BTRFLI
          X162,X178,C016,S016,512
BTRFLI
          X163,X179,C024,S024,512
```

BTRFLI

```
PBY4I
                    X164.X180.512
          BTRFLI
                    X165.X181.C040.S040.512
          BTRFLI
                    X166.X182.C048.S048.512
          BTRFLI
                    X167, X183, C056, S056, 512
          PBY2I
                    X168, X184, 512
          BTRFLI
                    X169, X185, C072, S072, 512
          BTRFLI
                    X170.X186.C080.S080.512
         BTRFLI
                    X171.X187.C088.S088.512
          P3BY4I
                    X172,X188,512
          BTRFLI
                    X173, X189, C104, S104, 512
          BTRFLI
                    X174.X190.C112.S112.512
          BTRFLI
                    X175.X191.C120.S120.512
          ZEROI
                    X192, X208, 512
          BTRFLI
                    X193, X209, C008, S008, 512
          BTRFLI
                    X194.X210.C016.S016.512
          BTRFLI
                    X195.X211.C024.S024.512
          PBY4I
                    X196, X212, 512
          BTRFLI
                    X197.X213.C040.S040.512
          BTRFLI
                    X198.X214.C048.S048.512
          BTRFLI
                    X199, X215, C056, S056, 512
          PBY2I
                    X200.X216.512
          BTRFLI
                    X201.X217.C072.S072.512
          BTRFLI
                    X202, X218, C080, S080, 512
          BTRFLI
                    X203, X219, C088, S088, 512
          P3BY4I
                    X204.X220.512
          BTRFLI
                    X205.X221.C104.S104.512
          BTRFLI
                    X206, X222, C112, S112, 512
          BTRFLI
                    X207, X223, C120, S120, 512
          ZEROI
                    X224.X240.512
          BTRFLI
                    X225, X241, C008, S008, 512
          BTRFLI
                    X226, X242, C016, S016, 512
          BTRFLI
                    X227.X243.C024.S024.512
          PRY41
                    X228, X244, 512
          BTRFLI
                    X229, X245, C040, S040, 512
          BTRFLI
                    X230.X246.C048.S048.512
          BTRFLI
                    X231, X247, C056, S056, 512
          PBY2I
                    X232, X248, 512
          BTRFLI
                    X233, X249, C072, S072, 512
          BTRFLI
                    X234, X250, C080, S080, 512
          BTRFLI
                    X235, X251, C088, S088, 512
          P3BY4I
                    X236, X252, 512
          BTRFLI
                    X237, X253, C104, S104, 512
          BTRFLI
                    X238, X254, C112, S112, 512
          BTRFLI
                    X239, X255, C120, S120, 512
**************
          256-POINT FFT KERNEL - STAGE 6
*******************
          ZEROI
                    X000, X032, 512
          BTRFLI
                    X001, X033, C004, S004, 512
          BTRFLI
                    X002.X034.C008.S008.512
          BTRFLI
                    X003.X035.C012.S012.512
          BTRFLI
                    X004, X036, C016, S016, 512
          BTRFLI
                    X005, X037, C020, S020, 512
          BTRFLI
                    X006, X038, C024, S024, 512
          BTRFLI
                    X007.X039.C028.S028.512
          PBY4I
                    X008, X040, 512
```

```
BTRFLI
           X009, X041, C036, S036, 512
BTRFLI
           X010, X042, C040, S040, 512
BTRFLI
           X011, X043, C044, S044, 512
BTRFLI
           X012.X044.C048.S048.512
BTRFLI
           X013, X045, C052, S052, 512
BTRFLI
           X014, X046, C056, S056, 512
BTRFLI
           X015, X047, C060, S060, 512
PBY2I
           X016.X048.512
BTRFLI
           X017, X049, C068, S068, 512
BTRFLI
           X018, X050, C072, S072, 512
BTRFLI
           X019, X051, C076, S076, 512
BTRFLI
           X020.X052.C080.S080.512
BTRFLI
           X021, X053, C084, S084, 512
BTRFLI
           X022, X054, C088, S088, 512
BTRFLI
           X023, X055, C092, S092, 512
P3BY4I
           X024.X056.512
BTRFLI
           X025, X057, C100, S100, 512
BTRFLI
           X026, X058, C104, S104, 512
           X027.X059,C108,S108,512
BTRFLI
BTRFLI
           X028.X060.C112.S112.512
BTRFLI
           X029, X061, C116, S116, 512
BTRFLI
           X030, X062, C120, S120, 512
BTRFLI
           X031, X063, C124, S124, 512
ZEROI
           X064, X096, 512
BTRFLI
           X065.X097.C004.S004.512
BTRFLI
           X066.X098.C008.S008.512
BTRFLI
           X067, X099, C012, S012, 512
BTRFLI
           X068, X100, C016, S016, 512
BTRFLI
           X069,X101,C020,S020,512
BTRFLI
           X070, X102, C024, S024, 512
BTRFLI
           X071.X103,C028,S028,512
PBY4I
           X072.X104.512
BTRFLI
           X073,X105,C036,S036,512
BTRFLI
           X074,X106,C040,S040,512
BTRFLI
           X075.X107,C044,S044,512
BTRFLI
           X076, X108, C048, S048, 512
BTRFLI
           X077, X109, C052, S052, 512
BTRFLI
           X078, X110, C056, S056, 512
BTRFLI
           X079, X111, C060, S060, 512
PBY2I
           X080, X112, 512
BTRFLI
           X081,X113,C068,S068,512
BTRFLI
           X082.X114.C072.S072.512
BTRFLI
           X083,X115,C076,S076,512
BTRFLI
           X084, X116, C080, S080, 512
BTRFLI
           X085.X117.C084.S084.512
BTRFLI
           X086, X118, C088, S088, 512
BTRFLI
           X087,X119,C092,S092,512
P3BY4I
           X088.X120.512
BTRFLI
           X089.X121.C100.S100.512
BTRFLI
           X090, X122, C104, S104, 512
BTRFLI
           X091,X123,C108,S108,512
BTRFLI
           X092.X124.C112.S112.512
BTRFLI
           X093,X125,C116,S116,512
BTRFLI
           X094, X126, C120, S120, 512
BTRFLI
           X095.X127.C124.S124.512
ZEROI
           X128.X160.512
BTRFLI
           X129,X161,C004,S004,512
BTRFLI
           X130.X162.C008.S008.512
BTRFLT
           X131.X163.C012.S012.512
BTRFLI
           X132,X164,C016,S016,512
```

TMS32020

256-POINT FFT KERNEL - STAGE 7 \* ZEROI X000, X064, 512 BTRFLI X001, X065, C002, S002, 512 BTRFLI X002, X066, C004, S004, 512 BTRFLI X003, X067, C006, S006, 512 BTRFLI X004, X068, C008, S008, 512 X005.X069,C010,S010,512 BTRFLI BTRFLI X006, X070, C012, S012, 512 BTRFLI X007, X071, C014, S014, 512 BTRFLI X008, X072, C016, S016, 512 BTRFLI X009, X073, C018, S018, 512 BTRFLI X010, X074, C020, S020, 512 BTRFLI X011, X075, C022, S022, 512 BTRFLI X012, X076, C024, S024, 512 BTRFLI X013.X077.C026.S026.512 BTRFLI X014, X078, C028, S028, 512 BTRFLI X015, X079, C030, S030, 512 PBY4I X016.X080.512 BTRFLI X017, X081, C034, S034, 512 BTRFLI X018, X082, C036, S036, 512 BTRFLI X019.X083.C038.S038.512 BTRFLI X020, X084, C040, S040, 512 BTRFLI X021, X085, C042, S042, 512 BTRFLI X022, X086, C044, S044, 512 BTRFLI X023, X087, C046, S046, 512 BTRFLI X024, X088, C048, S048, 512 BTRFLI X025, X089, C050, S050, 512 BTRFLI X026, X090, C052, S052, 512 BTRFLI X027, X091, C054, S054, 512 BTRFLI X028, X092, C056, S056, 512 BTRFLI X029, X093, C058, S058, 512 BTRFLI X030, X094, C060, S060, 512 BTRFLI X031, X095, C062, S062, 512 PBY2I X032.X096.512 BTRFLI X033, X097, C066, S066, 512 BTRFLI X034, X098, C068, S068, 512 BTRFLI X035.X099.C070.S070.512 BTRFLI X036,X100,C072,S072,512 BTRFLI X037,X101,C074,S074,512 BTRFLI X038.X102.C076.S076.512 BTRFLI X039,X103,C078,S078,512 BTRFLI X040, X104, C080, S080, 512 BTRFLI X041.X105.C082.S082.512 BTRFLI X042,X106,C084,S084,512 BTRFLI X043,X107,C086,S086,512 BTRFLI X044.X108.C088.S088.512 BTRFLI X045,X109,C090,S090,512 BTRFLI X046,X110,C092,S092,512 BTRFLI X047.X111.C094.S094.512 P3BY4I X048.X112.512 BTRFLI X049,X113,C098,S098,512 BTRFLI X050, X114, C100, S100, 512

X051.X115.C102.S102.512

X052, X116, C104, S104, 512

X053,X117,C106,S106,512

BTRFLI

BTRFLI

BTRFLI

\*\*\*\*\*\*\*\*\*\*\*\*\*

```
BTRFLI
                                                                                               BTRFLI
          X054, X118, C108, S108, 512
                                                                                                          X178, X242, C100, S100, 512
BTRFLI
                                                                                               BTRFLI
          X055,X119,C110,S110,512
                                                                                                          X179, X243, C102, S102, 512
BTRFLI
          X056.X120.C112.S112.S12
                                                                                               BTRFLI
                                                                                                          X180.X244.C104.S104.512
BTRFLI
          X057, X121, C114, S114, 512
                                                                                               BTRFLI
                                                                                                          X181, X245, C106, S106, 512
BTRFLI
          X058, X122, C116, S116, 512
                                                                                               BTRFLI
                                                                                                          X182, X246, C108, S108, 512
BTRFLI
                                                                                               BTRFLI
          X059,X123,C118,S118,512
                                                                                                          X183, X247, C110, S110, 512
BTRFLI
                                                                                               BTRFLI
                                                                                                          X184, X248, C112, S112, 512
          X060.X124.C120.S120.512
BTRFLI
          X061, X125, C122, S122, 512
                                                                                               BTRFLI
                                                                                                          X185, X249, C114, S114, 512
BTRFLI
          X062,X126,C124,S124,512
                                                                                               BTRFLI
                                                                                                          X186, X250, C116, S116, 512
                                                                                               BTRFLI
BTRFLI
          X063,X127,C126,S126,512
                                                                                                          X187.X251,C118,S118,512
                                                                                               BTRFLI
                                                                                                          X188, X252, C120, S120, 512
ZEROI
          X128.X192.512
BTRFLI
          X129,X193,C002,S002,512
                                                                                               BTRFLI
                                                                                                          X189, X253, C122, S122, 512
BTRFLI
                                                                                               BTRFLI
          X130, X194, C004, S004, 512
                                                                                                          X190, X254, C124, S124, 512
BTRFLI
          X131.X195.C006.S006.512
                                                                                               BTRFLI
                                                                                                          X191, X255, C126, S126, 512
BTRFLI
          X132.X196.C008.S008.512
BTRFLI
                                                                                     **************
          X133, X197, C010, S010, 512
BTRFLI
          X134,X198,C012,S012,512
BTRFLI
          X135,X199,C014,S014,512
                                                                                               256-POINT FFT KERNEL - STAGE 8
BTRFLI
          X136.X200.C016.S016.512
BTRFLI
          X137, X201, C018, S018, 512
                                                                                     ***************
BTRFLI
          X138, X202, C020, S020, 512
BTRFLI
                                                                                               ZEROI
          X139.X203.C022.S022.512
                                                                                                         X000,X128,512
                                                                                               BTRFLI
BTRFLI
          X140, X204, C024, S024, 512
                                                                                                         X001,X129,C001,S001,512
BTRFLI
                                                                                               BTRFLI
                                                                                                         X002, X130, C002, S002, 512
          X141, X205, C026, S026, 512
BTRFLI
          X142.X206.C028.S028.512
                                                                                               BTRFLI
                                                                                                         X003,X131,C003,S003,512
BTRFLI
          X143, X207, C030, S030, 512
                                                                                               BTRFLI
                                                                                                         X004,X132,C004,S004,512
PBY41
          X144, X208, 512
                                                                                               BTRFLI
                                                                                                         X005, X133, C005, S005, 512
                                                                                               BTRFLI
BTRFLI
          X145.X209.C034.S034.512
                                                                                                         X006.X134.C006.S006.512
BTRFLI
                                                                                               BTRFLI
          X146, X210, C036, S036, 512
                                                                                                         X007, X135, C007, S007, 512
BTRFLI
                                                                                               BTRFLI
          X147, X211, C038, S038, 512
                                                                                                         X008, X136, C008, S008, 512
                                                                                               BTRFLI
BTRFLI
          X148.X212.C040.S040.512
                                                                                                         X009.X137.C009.S009.512
BTRFLI
                                                                                               BTRFLI
          X149.X213.C042.S042.512
                                                                                                         X010,X138,C010,S010,512
BTRFLI
                                                                                               BTRFLI
          X150, X214, C044, S044, 512
                                                                                                         X011,X139,C011,S011,512
                                                                                               BTRFLI
BTRFLI
          X151, X215, C046, S046, 512
                                                                                                         X012,X140,C012,S012,512
BTRFLI
                                                                                               BTRFLI
          X152.X216.C048.S048.512
                                                                                                         X013,X141,C013,S013,512
BTRFLI
          X153, X217, C050, S050, 512
                                                                                               BTRFLI
                                                                                                         X014,X142,C014,S014,512
                                                                                               BTRFLI
BTRFLI
          X154, X218, C052, S052, 512
                                                                                                         X015,X143,C015,S015,512
BTRFLI
          X155, X219, C054, S054, 512
                                                                                               BTRFLI
                                                                                                         X016, X144, C016, S016, 512
BTRFLI
          X156, X220, C056, S056, 512
                                                                                               BTRFLI
                                                                                                         X017, X145, C017, S017, 512
BTRFLI
          X157, X221, C058, S058, 512
                                                                                               BTRFLI
                                                                                                         X018, X146, C018, S018, 512
                                                                                               BTRFLI
BTRFLI
          X158, X222, C060, S060, 512
                                                                                                         X019.X147.C019.S019.512
BTRFLI
                                                                                               BTRFLI
          X159, X223, C062, S062, 512
                                                                                                         X020,X148,C020,S020,512
                                                                                               BTRFLI
PBY2I
          X160, X224, 512
                                                                                                         X021,X149,C021,S021,512
                                                                                               BTRFLI
BTRFLI
          X161.X225.C066.S066.512
                                                                                                         X022.X150.C022.S022.512
BTRFLI
                                                                                               BTRFLI
          X162.X226.C068.S068.512
                                                                                                         X023,X151,C023,S023,512
                                                                                               BTRFLI
BTRFLI
          X163, X227, C070, S070, 512
                                                                                                         X024, X152, C024, S024, 512
                                                                                               BTRFLI
BTRFLI
          X164, X228, C072, S072, 512
                                                                                                         X025,X153,C025,S025,512
BTRFLI
                                                                                               BTRFLI
                                                                                                         X026, X154, C026, S026, 512
          X165.X229.C074.S074.512
                                                                                               BTRFLI
BTRFLI
          X166, X230, C076, S076, 512
                                                                                                         X027, X155, C027, S027, 512
                                                                                              BTRFLI
                                                                                                         X028, X156, C028, S028, 512
BTRFLI
          X167, X231, C078, S078, 512
BTRFLI
          X168, X232, C080, S080, 512
                                                                                               BTRFLI
                                                                                                         X029, X157, C029, S029, 512
                                                                                              BTRFLI
BTRFLI
          X169, X233, C082, S082, 512
                                                                                                         X030,X158,C030,S030,512
BTRFLI
          X170, X234, C084, S084, 512
                                                                                              BTRFLI
                                                                                                         X031,X159,C031,S031,512
BTRFLI
                                                                                              PBY4I
                                                                                                         X032.X160.512
          X171, X235, C086, S086, 512
BTRFLI
                                                                                              BTRFLI
          X172.X236.C088.S088.512
                                                                                                         X033,X161,C033,S033,512
BTRFLI
          X173, X237, C090, S090, 512
                                                                                              BTRFLI
                                                                                                         X034,X162,C034,S034,512
                                                                                              BTRFLI
BTRFLI
          X174, X238, C092, S092, 512
                                                                                                         X035,X163,C035,S035,512
                                                                                              BTRFLI
BTRFLI
          X175.X239.C094.S094.512
                                                                                                         X036, X164, C036, S036, 512
P3BY4I
                                                                                              BTRFLI
          X176, X240, 512
                                                                                                         X037, X165, C037, S037, 512
                                                                                              BTRFLI
BTRFLI
          X177, X241, C098, S098, 512
                                                                                                         X038,X166,C038,S038,512
```

```
BTRFLI
           X039.X167.C039.S039.512
BTRFLI
           X040, X168, C040, S040, 512
BTRFLI
           X041,X169,C041,S041,512
BTRFLI
           X042,X170,C042,S042,512
BTRFLI
           X043, X171, C043, S043, 512
BTRFLI
           X044.X172.C044.S044.512
BTRFLI
           X045, X173, C045, S045, 512
BTRFLI
           X046, X174, C046, S046, 512
BTRFLI
           X047, X175, C047, S047, 512
BTRFLI
           X048, X176, C048, S048, 512
BTRFLI
           X049.X177.C049.S049.512
BTRFLI
           X050, X178, C050, S050, 512
BTRFLI
           X051,X179,C051,S051,512
BTRFLI
           X052, X180, C052, S052, 512
BTRFLI
           X053,X181,C053,S053,512
BTRFLI
           X054, X182, C054, S054, 512
BTRFLI
           X055, X183, C055, S055, 512
BTRFLI
           X056, X184, C056, S056, 512
BTRFLI
           X057, X185, C057, S057, 512
BTRFLI
           X058, X186, C058, S058, 512
BTRFLI
           X059, X187, C059, S059, 512
BTRFLI
           X060, X188, C060, S060, 512
BTRFLI
           X061, X189, C061, S061, 512
BTRFLI
           X062,X190,C062,S062,512
BTRFLI
           X063,X191,C063,S063,512
PBY2I
           X064, X192, 512
BTRFLI
           X065, X193, C065, S065, 512
BTRFLI
           X066.X194.C066.S066.512
BTRFLI
           X067, X195, C067, S067, 512
BTRFLI
           X068, X196, C068, S068, 512
BTRFLI
           X069, X197, C069, S069, 512
BTRFLI
           X070,X198,C070,S070,512
BTRFLI
           X071,X199,C071,S071,512
BTRFLI
           X072,X200,C072,S072,512
BTRFLI
           X073.X201.C073.S073.512
BTRFLI
           X074, X202, C074, S074, 512
BTRFLI
           X075, X203, C075, S075, 512
BTRFLI
           X076.X204.C076.S076.512
RTRFI.I
           X077, X205, C077, S077, 512
BTRFLI
           X078, X206, C078, S078, 512
BTRFLI
           X079.X207.C079.S079.512
BTRFI.I
           X080, X208, C080, S080, 512
BTRFLI
           X081, X209, C081, S081, 512
BTRFLI
           X082.X210.C082.S082.512
BTRFLI
           X083.X211.C083.S083.512
BTRFLI
           X084, X212, C084, S084, 512
BTRFLI
           X085, X213, C085, S085, 512
BTRFLI
           X086.X214.C086.S086.512
BTRFLI
           X087, X215, C087, S087, 512
BTRFLI
           X088, X216, C088, S088, 512
BTRFLI
           X089.X217.C089.S089.512
BTRFLI
           X090, X218, C090, S090, 512
BTRFLI
           X091, X219, C091, S091, 512
BTRFLI
           X092, X220, C092, S092, 512
BTRFLI
           X093.X221.C093.S093.512
BTRFLI
           X094, X222, C094, S094, 512
BTRFLI
           X095, X223, C095, S095, 512
P3BY4I
           X096.X224.512
BTRFLI
           X097.X225.C097.S097.512
BTRFLI
           X098, X226, C098, S098, 512
```

```
BTRFLI
           X099, X227, C099, S099, 512
BTRFLI
           X100.X228.C100.S100.512
BTRFLI
           X101.X229.C101.S101.512
BTRFLI
           X102,X230,C102,S102,512
BTRFLI
           X103, X231, C103, S103, 512
BTRFLI
           X104, X232, C104, S104, 512
BTRFLI
           X105.X233.C105.S105.512
BTRFLI
           X106, X234, C106, S106, 512
BTRFLI
           X107, X235, C107, S107, 512
BTRFLI
           X108, X236, C108, S108, 512
BTRFLI
           X109, X237, C109, S109, 512
BTRFLI
           X110, X238, C110, S110, 512
BTRFLI
           X111, X239, C111, S111, 512
BTRFLI
           X112, X240, C112, S112, 512
BTRFLI
           X113.X241.C113.S113.512
BTRFLI
           X114, X242, C114, S114, 512
BTRFLI
           X115, X243, C115, S115, 512
BTRFLI
           X116.X244.C116.S116.512
BTRFLI
           X117, X245, C117, S117, 512
BTRFLI
           X118, X246, C118, S118, 512
BTRFLI
           X119, X247, C119, S119, 512
BTRFLI
           X120, X248, C120, S120, 512
BTRFLI
           X121, X249, C121, S121, 512
BTRFLI
           X122, X250, C122, S122, 512
BTRFLI
           X123.X251.C123.S123.512
BTRFLI
           X124, X252, C124, S124, 512
BTRFLI
           X125, X253, C125, S125, 512
BTRFLI
           X126.X254.C126.S126.512
BTRFLI
           X127, X255, C127, S127, 512
RET
```

ALL INPUT REAL AND IMAGINARY DATA POINTS ARE ASSUMED TO BE IN CONSECUTIVE LOCATIONS (A TOTAL OF 2048) IN EXTERNAL DATA MEMORY STARTING FROM LOCATION 1024 IN PAGE 8. OUT OF THE 1024 COMPLEX POINTS, THERE ARE ALTOGETHER 496 PAIRS OF INPUT DATA WHICH NEED TO BE SCRAMBLED AS SHOWN BELOW.

\*

FT1024 BITRVI 2,1024,1024 BITRVI 4,512,1024 BITRVI 6,1536,1024 BITRVI 8,256,1024 BITRVI 10,1280,102

BITRVI

8,256,1024 10,1280,1024 BITRVI 12.768.1024 14,1792,1024 BITRVI BITRVI 16,128,1024 BITRVI 18.1152.1024 BITRVI 20.640.1024 BITRVI 22,1664,1024 BITRVI 24,384,1024 BITRVI 26,1408,1024 BITRVI 28,896,1024 BITRVI 30,1920,1024

32,64,1024

BITRVI	34,1088,1024	BITRVI	164,592,1024
BITRVI	36,576,1024	BITRVI	166,1616,1024
BITRVI	38,1600,1024	BITRVI	168,336,1024
BITRVI	40,320,1024	BITRVI	170,1360,1024
BITRVI	42,1344,1024	BITRVI	172,848,1024
BITRVI	44,832,1024	BITRVI	174,1872,1024
BITRVI	46,1856,1024	BITRVI	176,208,1024
BITRVI	48,192,1024	BITRVI	178,1232,1024
BITRVI	50,1216,1024	BITRVI	180,720,1024
BITRVI	52,704,1024	BITRVI	182,1744,1024
BITRVI	54,1728,1024	BITRVI	184,464,1024
BITRVI	56,448,1024	BITRVI	186,1488,1024
BITRVI	58,1472,1024	BITRVI	188,976,1024
BITRVI	60,960,1024	BITRVI	190,2000,1024
BITRVI	62,1984,1024	BITRVI	194,1072,1024
BITRVI	66,1056,1024	BITRVI	196,560,1024
BITRVI	68,544,1024	BITRVI	198,1584,1024
BITRVI	70,1568,1024	BITRVI	200,304,1024
BITRVI	72,288,1024	BITRVI	202,1328,1024
BITRVI	74,1312,1024	BITRVI	204,816,1024
BITRVI	76,800,1024	BITRVI	206,1840,1024
BITRVI	78,1824,1024	BITRVI	210,1200,1024
BITRVI	80,160,1024	BITRVI	212,688,1024
BITRVI	82,1184,1024	BITRVI	214,1712,1024
BITRVI	84,672,1024	BITRVI	216,432,1024
BITRVI	86,1696,1024	BITRVI	218,1456,1024
BITRVI	88,416,1024	BITRVI	220,944,1024
BITRVI BITRVI	90,1440,1024	BITRVI	222,1968,1024
BITRVI	92,928,1024 94,1952,1024	BITRVI	226,1136,1024
		BITRVI	228,624,1024
BITRVI BITRVI	98,1120,1024	BITRVI	230,1648,1024
BITRVI	100,608,1024 102,1632,1024	BITRVI	232,368,1024
BITRVI	104,352,1024	BITRVI BITRVI	234,1392,1024 236,880,1024
BITRVI	106,1376,1024	BITRVI	238,1904,1024
BITRVI	108,864,1924	BITRVI	242,1264,1024
BITRVI	110,1888,1024	BITRVI	244,752,1024
BITRVI	112,224,1024	BITRVI	246,1776,1024
BITRVI	114,1248,1024	BITRVI	248,496,1024
BITRVI	116,736,1024	BITRVI	250,1520,1024
BITRVI	118,1760,1024	BITRVI	252,1008,1024
BITRVI	120,480,1024	BITRVI	254,2032,1024
BITRVI	122,1504,1024	BITRVI	258,1032,1024
BITRVI	124,992,1024	BITRVI	260,520,1024
BITRVI	126,2016,1024	BITRVI	262,1544,1024
BITRVI	130,1040,1024	BITRVI	266,1288,1024
BITRVI	132,528,1024	BITRVI	268,776,1024
BITRVI	134,1552,1024	BITRVI	270,1800,1024
BITRVI	136,272,1024	BITRVI	274,1160,1024
BITRVI	138,1296,1024	BITRVI	276,648,1024
BITRVI	140,784,1024	BITRVI	278,1672,1024
BITRVI	142,1808,1024	BITRVI	280,392,1024
BITRVI	146,1168,1024	BITRVI	282,1416,1024
BITRVI	148,656,1024	BITRVI	284,904,1024
BITRVI	150,1680,1024	BITRVI	286,1928,1024
BITRVI	152,400,1024	BITRVI	290,1096,1024
BITRVI	154,1424,1024	BITRVI	292,584,1024
BITRVI	156,912,1024	BITRVI	294,1608,1024
BITRVI	158,1936,1024	BITRVI	296,328,1024
BITRVI	162,1104,1024	BITRVI	298,1352,1024

BITRVI 450,1080,1024 BITRVI 452,568,1024 BITRVI 454.1592.1024 458.1336.1024 BITRVI BITRVI 460,824,1024 BITRVI 462;1848,1024 466.1208.1024 BITRVI 468,696,1024 BITRVI BITRVI 470,1720,1024 BITRVI 474,1464,1024 BITRVI 476.952.1024 BITRVI 478,1976,1024 BITRVI 482,1144,1024 BITRVI 484,632,1024 BITRVI 486.1656.1024 BITRVI 490,1400,1024 BITRVI 492,888,1024 BITRVI 494,1912,1024 498,1272,1024 BITRVI BITRVI 500,760,1024 BITRVI 502,1784,1024 BITRVI 506.1528.1024 BITRVI 508,1016,1024 BITRVI 510,2040,1024 BITRVI 514.1028.1024 BITRVI 518,1540,1024 BITRVI 522,1284,1024 524,772,1024 BITRVI BITRVI 526,1796,1024 BITRVI 530,1156,1024 532,644,1024 BITRVI BITRVI 534,1668,1024 BITRVI 538,1412,1024 BITRVI 540,900,1024 BITRVI 542,1924,1024 BITRVI 546,1092,1024 BITRVI 548,580,1024 BITRVI 550.1604.1024 BITRVI 554,1348,1024 BITRVI 556,836,1024 558,1860,1024 BITRVI BITRVI 562,1220,1024 BITRVI 564,708,1024 BITRVI 566,1732,1024 BITRVI 570,1476,1024 BITRVI 572,964,1024 BITRVI 574.1988.1024 BITRVI 578,1060,1024 BITRVI 582,1572,1024 BITRVI 586.1316.1024 BITRVI 588,804,1024 BITRVI 590,1828,1024 BITRVI 594.1188.1024 BITRVI 596,676,1024 BITRVI 598,1700,1024 BITRVI 602,1444,1024 BITRVI 604,932,1024 606,1956,1024 BITRVI BITRVI 610,1124,1024 614,1636,1024 BITRVI

BITRVI	618,1380,1024	BITRVI	806,1612,1024
BITRVI	620,868,1024	BITRVI	810,1356,1024
BITRVI	622,1892,1024	BITRVI	812,844,1024
BITRVI	626,1252,1024	BITRVI	814,1868,1024
BITRVI	628,740,1024	BITRVI	818,1228,1024
BITRVI	630,1764,1024	BITRVI	822,1740,1024
BITRVI	634,1508,1024	BITRVI	826,1484,1024
BITRVI	636,996,1024	BITRVI	828,972,1024
		BITRVI	830,1996,1024
BITRVI	638,2020,1024	BITRVI	834,1068,1024
BITRVI	642,1044,1024	BITRVI	838,1580,1024
BITRVI	646,1556,1024	BITRVI	
BITRVI	650,1300,1024		842,1324,1024
BITRVI	652,788,1024	BITRVI	846,1836,1024
BITRVI	654,1812,1024	BITRVI	850,1196,1024
BITRVI	658,1172,1024	BITRVI	854,1708,1024
BITRVI	662,1684,1024	BITRVI	858,1452,1024
BITRVI	666,1428,1024	BITRVI	860,940,1024
BITRVI	668,916,1024	BITRVI	862,1964,1024
BITRVI	670,1940,1024	BITRVI	866,1132,1024
BITRVI	674,1108,1024	BITRVI	870,1644,1024
BITRVI	678,1620,1024	BITRVI	874,1388,1024
BITRVI	682,1364,1024	BITRVI	878,1900,1024
BITRVI	684,852,1024	BITRVI	882,1260,1024
BITRVI	686,1876,1024	BITRVI	886,1772,1024
BITRVI	690,1236,1024	BITRVI	890,1516,1024
BITRVI	692,724,1024	BITRVI	892,1004,1024
BITRVI	694,1748,1024	BITRVI	894,2028,1024
BITRVI	698,1492,1024	BITRVI	898,1052,1024
BITRVI	700,980,1024	BITRVI	902,1564,1024
BITRVI	702,2004,1024	BITRVI	906,1308,1024
BITRVI	706,1076,1024	BITRVI	910,1820,1024
BITRVI	710,1588,1024	BITRVI	914,1180,1024
BITRVI	714,1332,1024	BITRVI	918,1692,1024
BITRVI	716,820,1024	BITRVI	922,1436,1024
BITRVI	718,1844,1024	BITRVI	926,1948,1024
BITRVI	722,1204,1024	BITRVI	930,1116,1024
BITRVI	726,1716,1024	BITRVI	934,1628,1024
BITRVI	730,1460,1024	BITRVI	938,1372,1024
BITRVI	732,948,1024	BITRVI	942,1884,1024
BITRVI	734,1972,1024	BITRVI	946,1244,1024
BITRVI	738,1140,1024	BITRVI	950,1756,1024
BITRVI	742,1652,1024	BITRVI	954,1500,1024
BITRVI	746,1396,1024	BITRVI	956,988,1024
BITRVI	748,884,1024	BITRVI	958,2012,1024
BITRVI	750,1908,1024	BITRVI	962,1084,1024
BITRVI	754,1268,1024	BITRVI	966,1596,1024
BITRVI	758,1780,1024	BITRVI	970,1340,1024
	762,1524,1024	BITRVI	974,1852,1024
BITRVI BITRVI	764,1012,1024	BITRVI	978,1212,1024
		BITRVI	982,1724,1024
BITRVI	766,2036,1024	BITRVI	986,1468,1024
BITRVI	770,1036,1024	BITRVI	990,1980,1024
BITRVI	774,1548,1024	BITRVI	994,1148,1024
BITRVI	778,1292,1024	BITRVI	998,1660,1024
BITRVI	782,1804,1024		
BITRVI	786,1164,1024	BITRVI	1002,1404,1024
BITRVI	790,1676,1024	BITRVI	1006,1916,1024
BITRVI	794,1420,1024	BITRVI	1010,1276,1024
BITRVI	796,908,1024	BITRVI	1014,1788,1024
BITRVI	798,1932,1024	BITRVI	1018,1532,1024
BITRVI	802,1100,1024	BITRVI	1022,2044,1024

BITRVI 1036, 1538, 1024 BITRVI 1036, 1282, 1024 BITRVI 1036, 1636, 1794, 1022 BITRVI 1046, 1666, 1024 BITRVI 1046, 1666, 1024 BITRVI 1046, 1666, 1024 BITRVI 1054, 1922, 1024 BITRVI 1054, 1922, 1024 BITRVI 1054, 1922, 1024 BITRVI 1054, 1922, 1024 BITRVI 1062, 1602, 1024 BITRVI 1062, 1602, 1024 BITRVI 1066, 1346, 1024 BITRVI 1070, 1858, 1024 BITRVI 1074, 1218, 1024 BITRVI 1076, 1958, 1024 BITRVI 1086, 1966, 1024 BITRVI 1086, 1966, 1024 BITRVI 1096, 1314, 1024 BITRVI 1096, 1314, 1024 BITRVI 1106, 1186, 1024 BITRVI 1106, 1186, 1024 BITRVI 1110, 1698, 1024 BITRVI 1110, 1698, 1024 BITRVI 1110, 1186, 1024 BITRVI 1114, 1442, 1024 BITRVI 1116, 1186, 1024 BITRVI 118, 1954, 1024 BITRVI 118, 1954, 1024 BITRVI 118, 1250, 1024 BITRVI 118, 1250, 1024 BITRVI 118, 1250, 1024 BITRVI 118, 1250, 1024 BITRVI 1166, 1810, 1024 BITRVI 1166, 1810, 1024 BITRVI 1166, 1810, 1024 BITRVI 1176, 1626, 1024 BITRVI 1176, 1626, 1024 BITRVI 1178, 1426, 1024 BITRVI 1202, 1234, 1024 BITRVI 1202, 1234, 1024 BITRVI 1210, 1490, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1346, 1024 BITRVI 1246, 1970, 1024 BITRVI 1246, 1970, 1024 BITRVI 1256, 1346, 1024 BITRVI 1266, 1346, 1024 BITRVI 1366, 1418, 1024 BITRVI 1366, 1418, 1024 BITRVI 1366, 1418, 1024 BITRVI 1366, 1418, 1024 BITRVI		
BITRVI 1038, 1794, 1024 BITRVI 1042, 1154, 1024 BITRVI 1046, 1666, 1024 BITRVI 1050, 1410, 1024 BITRVI 1050, 1410, 1024 BITRVI 1054, 1922, 1024 BITRVI 1055, 1090, 1024 BITRVI 1062, 1602, 1024 BITRVI 1062, 1602, 1024 BITRVI 1062, 1602, 1024 BITRVI 1066, 1346, 1024 BITRVI 1070, 1858, 1024 BITRVI 1079, 1730, 1024 BITRVI 1078, 1730, 1024 BITRVI 1086, 1936, 1024 BITRVI 1098, 1314, 1024 BITRVI 1098, 1314, 1024 BITRVI 1098, 1314, 1024 BITRVI 1106, 1186, 1024 BITRVI 1106, 1186, 1024 BITRVI 1114, 1442, 1024 BITRVI 1140, 1186, 1024 BITRVI 118, 1954, 1024 BITRVI 118, 1954, 1024 BITRVI 118, 1250, 1024 BITRVI 118, 1250, 1024 BITRVI 118, 1250, 1024 BITRVI 118, 1250, 1024 BITRVI 1166, 1810, 1024 BITRVI 1174, 1662, 1024 BITRVI 1178, 1426, 1024 BITRVI 1178, 1426, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1214, 2002, 1024 BITRVI 1226, 1034, 1024 BITRVI 1226, 1330, 1024 BITRVI 1242, 1458, 1024 BITRVI 1258, 1394, 1024 BITRVI 1266, 1330, 1024 BITRVI 1278, 2034, 1024 BITRVI 1278,	BITRVI	1030,1538,1024
BITRVI 1038, 1794, 1024 BITRVI 1042, 1154, 1024 BITRVI 1046, 1666, 1024 BITRVI 1050, 1410, 1024 BITRVI 1050, 1410, 1024 BITRVI 1054, 1922, 1024 BITRVI 1055, 1090, 1024 BITRVI 1062, 1602, 1024 BITRVI 1062, 1602, 1024 BITRVI 1062, 1602, 1024 BITRVI 1066, 1346, 1024 BITRVI 1070, 1858, 1024 BITRVI 1079, 1730, 1024 BITRVI 1078, 1730, 1024 BITRVI 1086, 1936, 1024 BITRVI 1098, 1314, 1024 BITRVI 1098, 1314, 1024 BITRVI 1098, 1314, 1024 BITRVI 1106, 1186, 1024 BITRVI 1106, 1186, 1024 BITRVI 1114, 1442, 1024 BITRVI 1140, 1186, 1024 BITRVI 118, 1954, 1024 BITRVI 118, 1954, 1024 BITRVI 118, 1250, 1024 BITRVI 118, 1250, 1024 BITRVI 118, 1250, 1024 BITRVI 118, 1250, 1024 BITRVI 1166, 1810, 1024 BITRVI 1174, 1662, 1024 BITRVI 1178, 1426, 1024 BITRVI 1178, 1426, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1214, 2002, 1024 BITRVI 1226, 1034, 1024 BITRVI 1226, 1330, 1024 BITRVI 1242, 1458, 1024 BITRVI 1258, 1394, 1024 BITRVI 1266, 1330, 1024 BITRVI 1278, 2034, 1024 BITRVI 1278,	BITRVI	1034.1282.1024
BITRVI 1042,1154,1024 BITRVI 1046,1666,1024 BITRVI 1050,1410,1024 BITRVI 1050,1410,1024 BITRVI 1051,1400,1024 BITRVI 1052,1602,1024 BITRVI 1058,1090,1024 BITRVI 1066,1346,1024 BITRVI 1066,1346,1024 BITRVI 1074,1218,1024 BITRVI 1074,1218,1024 BITRVI 1078,1730,1024 BITRVI 1078,1730,1024 BITRVI 1082,1474,1024 BITRVI 1088,1314,1024 BITRVI 1088,1314,1024 BITRVI 1094,1570,1024 BITRVI 1098,1314,1024 BITRVI 1098,1314,1024 BITRVI 1106,1186,1024 BITRVI 1106,1186,1024 BITRVI 1110,1698,1024 BITRVI 1110,1698,1024 BITRVI 1110,1698,1024 BITRVI 1114,142,1024 BITRVI 1126,1634,1024 BITRVI 1130,1378,1024 BITRVI 1130,1378,1024 BITRVI 1141,162,1024 BITRVI 1150,1024 BITRVI 1166,1810,1024 BITRVI 1166,1810,1024 BITRVI 1174,1682,1024 BITRVI 1178,1426,1024 BITRVI 1206,1746,1024 BITRVI 1210,1490,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1226,1348,1024 BITRVI 1228,1348,1024 BITRVI 1236,1348,1024 BITRVI 1248,1550,1024 BITRVI 1258,1344,1024 BITRVI 1278,2043,1024 BITRVI		
BITRVI 1046,1666,1024 BITRVI 1050,1410,1024 BITRVI 1050,1410,1024 BITRVI 1051,1090,1024 BITRVI 1052,1090,1024 BITRVI 1062,1602,1024 BITRVI 1066,1346,1024 BITRVI 1070,1858,1024 BITRVI 1070,1858,1024 BITRVI 1070,1858,1024 BITRVI 1078,1730,1024 BITRVI 1078,1730,1024 BITRVI 1086,1986,1024 BITRVI 1098,1314,1024 BITRVI 1098,1314,1024 BITRVI 1106,1186,1024 BITRVI 1106,1186,1024 BITRVI 1110,1898,1024 BITRVI 1110,1898,1024 BITRVI 1110,1898,1024 BITRVI 1110,1898,1024 BITRVI 1110,1988,1024 BITRVI 1120,1988,1024 BITRVI 1200,1988,1024 BITRVI 1200,1988,1024 BITRVI 1200,1988,1024 BITRVI 1226,1938,1024 BITRVI 1226,1938,1024 BITRVI 1226,1330,1024 BITRVI 1228,1334,1024 BITRVI 1238,1344,1024 BITRVI 1238,1344,1024 BITRVI 1248,1529,1024 BITRVI 12486,1546,1024 BITRVI 1258,1334,1024 BITRVI 1268,1546,1024 BITRVI 1278,2034,1024		1042 1154 1024
BITRVI 1055, 1410, 1024 BITRVI 1054, 1922, 1024 BITRVI 1056, 1399, 1024 BITRVI 1066, 1346, 1024 BITRVI 1066, 1346, 1024 BITRVI 1066, 1346, 1024 BITRVI 1074, 1218, 1024 BITRVI 1086, 1986, 1024 BITRVI 1086, 1986, 1024 BITRVI 1094, 1570, 1024 BITRVI 1106, 1186, 1024 BITRVI 1106, 1186, 1024 BITRVI 1106, 1186, 1024 BITRVI 1106, 1186, 1024 BITRVI 1110, 1698, 1024 BITRVI 1110, 1698, 1024 BITRVI 1111, 1698, 1024 BITRVI 1126, 1634, 1024 BITRVI 1136, 1024 BITRVI 1142, 1024 BITRVI 1156, 1024 BITRVI 1142, 1762, 1024 BITRVI 1156, 1024 BITRVI 1166, 1810, 1024 BITRVI 1178, 1426, 1024 BITRVI 1182, 1293, 1024 BITRVI 1199, 1618, 1024 BITRVI 1199, 1618, 1024 BITRVI 1199, 1618, 1024 BITRVI 1206, 1224 BITRVI 1206, 1224 BITRVI 1214, 2002, 1024 BITRVI 1214, 2002, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1330, 1024 BITRVI 1230, 1842, 1024 BITRVI 1246, 1970, 1024 BITRVI 1278, 2034,		
BITRVI 1054, 1922, 1024 BITRVI 1056, 1090, 1024 BITRVI 1062, 1602, 1024 BITRVI 1066, 1346, 1024 BITRVI 1070, 1858, 1024 BITRVI 1070, 1858, 1024 BITRVI 1078, 1730, 1024 BITRVI 1078, 1730, 1024 BITRVI 1078, 1730, 1024 BITRVI 1086, 1986, 1024 BITRVI 1086, 1986, 1024 BITRVI 1098, 1314, 1024 BITRVI 1098, 1314, 1024 BITRVI 1098, 1314, 1024 BITRVI 1106, 1186, 1024 BITRVI 1106, 1186, 1024 BITRVI 1110, 1189, 1024 BITRVI 1110, 1189, 1024 BITRVI 1114, 1442, 1024 BITRVI 1114, 1442, 1024 BITRVI 1141, 1442, 1024 BITRVI 1150, 1024 BITRVI 1161, 1037 BITRVI 1161, 1037 BITRVI 1161, 1038, 1024 BITRVI 1162, 1024 BITRVI 1162, 1024 BITRVI 1162, 1024 BITRVI 1163, 1024 BITRVI 1166, 1810, 1024 BITRVI 1166, 1810, 1024 BITRVI 1174, 1682, 1024 BITRVI 1174, 1682, 1024 BITRVI 1174, 1682, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1206, 1746, 1024 BITRVI 1206, 1746, 1024 BITRVI 1214, 2002, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1340, 1024 BITRVI 1226, 1340, 1024 BITRVI 1226, 1340, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1340, 1024 BITRVI 1226, 1340, 1024 BITRVI 1236, 1842, 1024 BITRVI 1246, 1970, 1024 BITRVI 1258, 1334, 1024 BITRVI 1278, 2034, 1024		
BITRVI 1055, 1099, 1024 BITRVI 1062, 1602, 1024 BITRVI 1066, 1346, 1024 BITRVI 1070, 1858, 1024 BITRVI 1070, 1858, 1024 BITRVI 1070, 1858, 1024 BITRVI 1074, 1218, 1024 BITRVI 1074, 1218, 1024 BITRVI 1082, 1474, 1024 BITRVI 1086, 1986, 1024 BITRVI 1094, 1570, 1024 BITRVI 1096, 1314, 1024 BITRVI 1106, 1186, 1024 BITRVI 1106, 1186, 1024 BITRVI 1106, 1186, 1024 BITRVI 1110, 1698, 1024 BITRVI 1110, 1698, 1024 BITRVI 1110, 1698, 1024 BITRVI 1110, 1186, 1024 BITRVI 1110, 1216, 1024 BITRVI 1126, 1634, 1024 BITRVI 1130, 1378, 1024 BITRVI 1140, 1378, 1024 BITRVI 1150, 2018, 1024 BITRVI 1166, 1810, 1024 BITRVI 1178, 1426, 1024 BITRVI 1178, 1426, 1024 BITRVI 1178, 1426, 1024 BITRVI 1178, 1426, 1024 BITRVI 1190, 1618, 1024 BITRVI 1202, 1234, 1024 BITRVI 1226, 1034, 1024 BITRVI 1226, 1330, 1024 BITRVI 1230, 1842, 1024 BITRVI 1230, 1842, 1024 BITRVI 1230, 1842, 1024 BITRVI 1230, 1842, 1024 BITRVI 1246, 1970, 1024 BITRVI 1278, 2034, 1024 BITRVI		1050,1410,1024
BITRVI 1062, 1602, 1024 BITRVI 1070, 1858, 1024 BITRVI 1070, 1858, 1024 BITRVI 1070, 1858, 1024 BITRVI 1070, 1858, 1024 BITRVI 1078, 1730, 1024 BITRVI 1078, 1730, 1024 BITRVI 1068, 1968, 1024 BITRVI 1068, 1968, 1024 BITRVI 1098, 1314, 1024 BITRVI 1098, 1314, 1024 BITRVI 1109, 1134, 1024 BITRVI 1109, 1136, 1024 BITRVI 1100, 1186, 1024 BITRVI 1100, 1186, 1024 BITRVI 1110, 1186, 1024 BITRVI 1111, 1442, 1024 BITRVI 1114, 1442, 1024 BITRVI 1114, 1442, 1024 BITRVI 1130, 1378, 1024 BITRVI 1130, 1378, 1024 BITRVI 1134, 1890, 1024 BITRVI 1140, 1506, 1024 BITRVI 1150, 2018, 1024 BITRVI 1162, 1298, 1024 BITRVI 1162, 1298, 1024 BITRVI 1174, 1682, 1024 BITRVI 1174, 1682, 1024 BITRVI 1174, 1682, 1024 BITRVI 1174, 1682, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1206, 1746, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1330, 1024 BITRVI 1230, 1842, 1024 BITRVI 1246, 1970, 1024 BITRVI 1268, 1334, 1024 BITRVI 1278, 1234, 1024 BITRVI 1286, 1334, 1024 BITRVI 1286, 1334, 1024 BITRVI 1286, 1334, 1024 BITRVI 1286, 1334, 1024 BITRVI 1276, 1234, 1625, 1024 BITRVI 1276, 1330, 1024 BITRVI 1276, 1234, 1024		1054,1922,1024
BITRVI 1062,1602,1024 BITRVI 1066,1346,1024 BITRVI 1070,1858,1024 BITRVI 1074,1218,1024 BITRVI 1074,1218,1024 BITRVI 1078,1730,1024 BITRVI 1082,1474,1024 BITRVI 1082,1474,1024 BITRVI 1096,1346,1024 BITRVI 1096,1341,1024 BITRVI 1106,1186,1024 BITRVI 1106,1186,1024 BITRVI 1106,1186,1024 BITRVI 1106,1186,1024 BITRVI 1110,1898,1024 BITRVI 1110,1898,1024 BITRVI 1110,1898,1024 BITRVI 1114,1442,1024 BITRVI 1126,1634,1024 BITRVI 1136,1137,1024 BITRVI 1136,1634,1024 BITRVI 1140,1506,1024 BITRVI 1150,2018,1024 BITRVI 1150,2018,1024 BITRVI 1166,1506,1024 BITRVI 1170,1018,1024 BITRVI 1170,1018,1024 BITRVI 1180,1024 BITRVI 1180,1024 BITRVI 1180,1024 BITRVI 1180,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1191,1618,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1202,1234,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1214,2002,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1226,1334,1024 BITRVI 1226,1346,1024 BITRVI 1236,1346,1024 BITRVI 1246,1362,1024 BITRVI 1246,1362,102	BITRVI	1058,1090,1024
BITRVI 1066, 1346, 1024 BITRVI 1070, 1858, 1024 BITRVI 1070, 1858, 1024 BITRVI 1078, 1730, 1024 BITRVI 1082, 1474, 1024 BITRVI 1086, 1986, 1024 BITRVI 1098, 1730, 1024 BITRVI 1098, 1970, 1024 BITRVI 1098, 1314, 1024 BITRVI 1098, 1314, 1024 BITRVI 1106, 1186, 1024 BITRVI 1106, 1186, 1024 BITRVI 1106, 1186, 1024 BITRVI 1110, 1698, 1024 BITRVI 1110, 1698, 1024 BITRVI 1110, 1698, 1024 BITRVI 1111, 1034, 1024 BITRVI 1112, 1624, 1024 BITRVI 1134, 1890, 1024 BITRVI 1134, 1890, 1024 BITRVI 1140, 1506, 1024 BITRVI 1150, 2018, 1024 BITRVI 1150, 2018, 1024 BITRVI 1166, 1810, 1024 BITRVI 1174, 1692, 1024 BITRVI 1174, 1692, 1024 BITRVI 1174, 1692, 1024 BITRVI 1174, 1692, 1024 BITRVI 1175, 1024 BITRVI 1176, 1024 BITRVI 1177, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1346, 1024 BITRVI 1246, 1970, 1024	BITRVI	
BITRVI 1070, 1858, 1024 BITRVI 1074, 1218, 1024 BITRVI 1078, 1273, 1024 BITRVI 1078, 1273, 1024 BITRVI 1086, 1986, 1024 BITRVI 1086, 1986, 1024 BITRVI 1098, 1314, 1024 BITRVI 1099, 1314, 1024 BITRVI 1099, 1314, 1024 BITRVI 1109, 1186, 1024 BITRVI 1106, 1186, 1024 BITRVI 1106, 1186, 1024 BITRVI 1110, 1698, 1024 BITRVI 1110, 1698, 1024 BITRVI 1114, 1442, 1024 BITRVI 1118, 1954, 1024 BITRVI 1130, 1378, 1024 BITRVI 1130, 1378, 1024 BITRVI 1130, 1378, 1024 BITRVI 1142, 1762, 1024 BITRVI 1142, 1762, 1024 BITRVI 1159, 1024, 1024 BITRVI 1159, 1024, 1024 BITRVI 1166, 1810, 1024 BITRVI 1174, 1682, 1024 BITRVI 1174, 1682, 1024 BITRVI 1178, 1278, 1024 BITRVI 1189, 1874, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1206, 1746, 1024 BITRVI 1206, 1746, 1024 BITRVI 1214, 2002, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1330, 1024 BITRVI 1230, 1842, 1024 BITRVI 1242, 1036, 1024 BITRVI 1242, 1036, 1024 BITRVI 1246, 1330, 1024 BITRVI 1258, 1334, 1024 BITRVI 1278, 2034, 1024 BITRVI 1300, 1418, 1024 BITRVI 1300, 16174, 1024 BITRVI 1300, 161418, 1024	BITRVI	
BITRVI 1074, 1218, 1024 BITRVI 1078, 1730, 1024 BITRVI 1082, 1474, 1024 BITRVI 1086, 1936, 1024 BITRVI 1094, 1570, 1024 BITRVI 1094, 1570, 1024 BITRVI 1098, 1314, 1024 BITRVI 1109, 1314, 1024 BITRVI 1106, 1866, 1024 BITRVI 1106, 1868, 1024 BITRVI 1110, 1689, 1024 BITRVI 1110, 1698, 1024 BITRVI 1112, 1826, 1024 BITRVI 1126, 1634, 1024 BITRVI 1130, 1378, 1024 BITRVI 1131, 1890, 1024 BITRVI 1134, 1890, 1024 BITRVI 1140, 1506, 1024 BITRVI 1150, 2018, 1024 BITRVI 1160, 1861, 1024 BITRVI 1160, 1861, 1024 BITRVI 1160, 1861, 1024 BITRVI 1166, 1810, 1024 BITRVI 1174, 1682, 1024 BITRVI 1174, 1682, 1024 BITRVI 1182, 1938, 1024 BITRVI 1190, 1618, 1024 BITRVI 1202, 1234, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1330, 1024 BITRVI 1230, 1842, 1024 BITRVI 1230, 1842, 1024 BITRVI 1230, 1842, 1024 BITRVI 1244, 1902, 1024 BITRVI 1258, 1334, 1024 BITRVI 1258, 1334, 1024 BITRVI 1258, 1334, 1024 BITRVI 1278, 2034, 1024 BITRVI		
BITRVI 1078,1730,1024 BITRVI 1082,1474,1024 BITRVI 1086,1986,1024 BITRVI 1094,1570,1024 BITRVI 1098,1314,1024 BITRVI 1098,1314,1024 BITRVI 1098,1314,1024 BITRVI 1106,1186,1024 BITRVI 1106,1186,1024 BITRVI 1110,6198,1024 BITRVI 1110,6198,1024 BITRVI 1114,1442,1024 BITRVI 1126,1634,1024 BITRVI 1130,1378,1024 BITRVI 1130,1378,1024 BITRVI 1130,1378,1024 BITRVI 1130,1378,1024 BITRVI 1136,1564,1024 BITRVI 1142,1762,1024 BITRVI 1150,2018,1024 BITRVI 1166,1810,1024 BITRVI 1166,1810,1024 BITRVI 1174,1682,1024 BITRVI 1174,1682,1024 BITRVI 1175,1024,1024 BITRVI 1178,1426,1024 BITRVI 1200,1214,1024 BITRVI 1214,2002,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1226,1344,1024 BITRVI 1226,1346,1024 BITRVI 1278,2043,1024 BITRVI 1300,1474,1024		
BITRVI 1082.1474,1024 BITRVI 1096.1986.1024 BITRVI 1096.1986.1024 BITRVI 1098.1314,1024 BITRVI 1098.1314,1024 BITRVI 1102.1826,1024 BITRVI 1106.1866,1024 BITRVI 1106.1866,1024 BITRVI 1110.1698,1024 BITRVI 1110.1698,1024 BITRVI 1114.1442,1024 BITRVI 1126.1634,1024 BITRVI 1130,1378,1024 BITRVI 1134,1890,1024 BITRVI 1134,1890,1024 BITRVI 1144,1802,1024 BITRVI 1146,1506,1024 BITRVI 1146,1506,1024 BITRVI 1166,1810,1024 BITRVI 1166,1810,1024 BITRVI 1174,1622,1024 BITRVI 1166,1810,1024 BITRVI 1174,1622,1024 BITRVI 1174,1622,1024 BITRVI 1174,1622,1024 BITRVI 1175,1621,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1214,2002,1024 BITRVI 1226,1330,1024 BITRVI 1226,1334,1024 BITRVI 1226,1330,1024 BITRVI 1226,1334,1024 BITRVI 1226,1334,1024 BITRVI 1226,1334,1024 BITRVI 1226,1334,1024 BITRVI 1226,1334,1024 BITRVI 1226,1334,1024 BITRVI 1226,1340,1024 BITRVI 1226,1350,1024 BITRVI 1226,1350,1024 BITRVI 1226,1365,1024 BITRVI 1226,1546,1024 BITRVI 1276,2034,1024 BITRVI 1300,1024		
BITRVI 1066,1986,1024 BITRVI 1094,1570,1024 BITRVI 1099,1314,1024 BITRVI 1106,1186,1024 BITRVI 1106,1186,1024 BITRVI 1106,1186,1024 BITRVI 1110,1698,1024 BITRVI 1110,1698,1024 BITRVI 1114,1442,1024 BITRVI 1116,1634,1024 BITRVI 1116,1634,1024 BITRVI 1126,1634,1024 BITRVI 1134,1890,1024 BITRVI 1134,1890,1024 BITRVI 1142,1762,1024 BITRVI 1142,1762,1024 BITRVI 1150,1024,1024 BITRVI 1166,1810,1024 BITRVI 1166,1810,1024 BITRVI 1166,1810,1024 BITRVI 1166,1810,1024 BITRVI 1174,1682,1024 BITRVI 1174,1682,1024 BITRVI 1175,1624,1024 BITRVI 1175,1624,1024 BITRVI 1175,1626,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1216,1740,1024 BITRVI 1226,1330,1024 BITRVI 1230,1842,1024 BITRVI 1230,1842,1024 BITRVI 1230,1842,1024 BITRVI 1230,1842,1024 BITRVI 1246,1970,1024 BITRVI 1256,1334,1024 BITRVI 1256,1344,1024 BITRVI 1276,2034,1024 BITRVI 1300,1416,1024 BITRVI 1300,1416,1024 BITRVI 1300,1416,1024 BITRVI 1300,1416,1024		
BITRVI 1094,1570,1024 BITRVI 1098,1314,1024 BITRVI 1102,1826,1024 BITRVI 1106,1186,1024 BITRVI 1106,1186,1024 BITRVI 1110,1698,1024 BITRVI 1110,1698,1024 BITRVI 1111,1492,1024 BITRVI 1114,1442,1024 BITRVI 1126,1634,1024 BITRVI 1130,1378,1024 BITRVI 1130,1378,1024 BITRVI 1136,1276,1024 BITRVI 1138,1250,1024 BITRVI 1142,1762,1024 BITRVI 1159,1018,1024 BITRVI 1159,1018,1024 BITRVI 1159,1018,1024 BITRVI 1160,1024 BITRVI 1160,1024 BITRVI 1160,1024 BITRVI 1160,1024 BITRVI 1174,1682,1024 BITRVI 1174,1682,1024 BITRVI 1174,1682,1024 BITRVI 1174,1682,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1214,2002,1024 BITRVI 1226,1746,1024 BITRVI 1278,0243,1024 BITRVI 1300,1418,1024		
BITRVI 1099, 1314, 1024 BITRVI 1102, 1826, 1024 BITRVI 1106, 1186, 1024 BITRVI 1106, 1186, 1024 BITRVI 1110, 1698, 1024 BITRVI 1114, 1442, 1024 BITRVI 1118, 1954, 1024 BITRVI 1126, 1634, 1024 BITRVI 1126, 1634, 1024 BITRVI 1130, 1378, 1024 BITRVI 1130, 1378, 1024 BITRVI 1142, 1762, 1024 BITRVI 1150, 2018, 1024 BITRVI 1150, 2018, 1024 BITRVI 1166, 1810, 1024 BITRVI 1166, 1810, 1024 BITRVI 1166, 1810, 1024 BITRVI 1174, 1682, 1024 BITRVI 1174, 1682, 1024 BITRVI 1174, 1682, 1024 BITRVI 1175, 1225 BITRVI 1175, 1025 BITRVI 1205, 1746, 1024 BITRVI 1205, 1746, 1024 BITRVI 1226, 1330, 1024 BITRVI 1230, 1842, 1024 BITRVI 1255, 1334, 1024 BITRVI 1255, 1334, 1024 BITRVI 1256, 1344, 1024 BITRVI 1276, 10276, 1024 BITRVI 1276, 10276, 1024 BITRVI 1276, 10276, 1024 BITRVI 1276, 10276, 10276 BITRVI 1276, 10276, 10276 BITRVI 1276, 10276, 10276 BITRVI 12776, 10276 BITRVI 12776, 10276, 10276 BITRVI 12776, 10276 BITRVI 12776, 10276, 10276 BITRVI 12776, 102776 BITRVI 12776, 102776 BITRVI 12776, 102776 BITRVI 12776, 102776 BITRVI 12776, 10		
BITRVI 1102,1826,1024 BITRVI 1106,1186,1024 BITRVI 1106,1186,1024 BITRVI 1114,1442,1024 BITRVI 1114,1442,1024 BITRVI 1114,1442,1024 BITRVI 1118,1954,1024 BITRVI 1130,1378,1024 BITRVI 1130,1378,1024 BITRVI 1138,1250,1024 BITRVI 1146,1506,1024 BITRVI 1146,1506,1024 BITRVI 1166,128,1024 BITRVI 1166,128,1024 BITRVI 1166,128,1024 BITRVI 1162,1298,1024 BITRVI 1162,1298,1024 BITRVI 1162,1298,1024 BITRVI 1174,1662,1024 BITRVI 1182,1938,1024 BITRVI 1182,1938,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1202,1234,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1214,2002,1024 BITRVI 1226,1330,1024 BITRVI 1226,1334,1024 BITRVI 1226,1346,1024 BITRVI 1226,1356,1024 BITRVI 1226,1356,1024 BITRVI 1226,1366,1024 BITRVI 1276,1034,1024 BITRVI 1300,1418,1024 BITRVI 1310,1390,1024	BITRVI	1094,1570,1024
BITRVI 1102,1826,1024 BITRVI 1106,1186,1024 BITRVI 1106,1186,1024 BITRVI 1114,1442,1024 BITRVI 1114,1442,1024 BITRVI 1114,1442,1024 BITRVI 1118,1954,1024 BITRVI 1130,1378,1024 BITRVI 1130,1378,1024 BITRVI 1138,1250,1024 BITRVI 1146,1506,1024 BITRVI 1146,1506,1024 BITRVI 1166,128,1024 BITRVI 1166,128,1024 BITRVI 1166,128,1024 BITRVI 1162,1298,1024 BITRVI 1162,1298,1024 BITRVI 1162,1298,1024 BITRVI 1174,1662,1024 BITRVI 1182,1938,1024 BITRVI 1182,1938,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1202,1234,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1214,2002,1024 BITRVI 1226,1330,1024 BITRVI 1226,1334,1024 BITRVI 1226,1346,1024 BITRVI 1226,1356,1024 BITRVI 1226,1356,1024 BITRVI 1226,1366,1024 BITRVI 1276,1034,1024 BITRVI 1300,1418,1024 BITRVI 1310,1390,1024	BITRVI	1098,1314,1024
BITRVI 1106, 1196, 1024 BITRVI 1110, 11698, 1024 BITRVI 1110, 11698, 1024 BITRVI 1114, 1442, 1024 BITRVI 1126, 1634, 1024 BITRVI 1126, 1634, 1024 BITRVI 1126, 1634, 1024 BITRVI 1136, 1289, 1024 BITRVI 1134, 1890, 1024 BITRVI 1142, 1762, 1024 BITRVI 1150, 2018, 1024 BITRVI 1150, 2018, 1024 BITRVI 1158, 1554, 1024 BITRVI 1166, 1810, 1024 BITRVI 1166, 1810, 1024 BITRVI 1178, 1426, 1024 BITRVI 1178, 1426, 1024 BITRVI 1178, 1426, 1024 BITRVI 1182, 1938, 1024 BITRVI 1199, 1618, 1024 BITRVI 1199, 1618, 1024 BITRVI 1202, 1234, 1024 BITRVI 1202, 1244, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1330, 1024 BITRVI 1230, 1842, 1024 BITRVI 1246, 1970, 1024 BITRVI 1246, 1970, 1024 BITRVI 1258, 1334, 1024 BITRVI 1258, 1334, 1024 BITRVI 1278, 1024, 1024 BITRVI 1300, 1418, 1024 BITRVI 1300, 1418, 1024 BITRVI 1310, 1930, 1024	BITRVI	1102 1826 1024
BITRVI 1110,1698,1024 BITRVI 1114,1442,1024 BITRVI 1118,1954,1024 BITRVI 1126,1634,1024 BITRVI 1130,1378,1024 BITRVI 1130,1378,1024 BITRVI 1130,1378,1024 BITRVI 1130,1378,1024 BITRVI 1130,1378,1024 BITRVI 1140,1706,1024 BITRVI 1140,1706,1024 BITRVI 1150,2018,1024 BITRVI 1150,2018,1024 BITRVI 1150,2018,1024 BITRVI 1166,1810,1024 BITRVI 1174,1682,1024 BITRVI 1174,1682,1024 BITRVI 1178,1874,1024 BITRVI 1189,1874,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1210,1490,1024 BITRVI 1214,2002,1024 BITRVI 1214,2002,1024 BITRVI 1214,2002,1024 BITRVI 1226,1746,1024 BITRVI 1226,174,1024 BITRVI 1276,174,1024 BITRVI 1276,174,1024 BITRVI 1276,174,1024 BITRVI 1276,174,1024 BITRVI 1276,174,1024 BITRVI 1276,1034,1024 BITRVI 1300,1418,1024 BITRVI 1300,1418,1024 BITRVI 1310,1930,1024		1106 1186 1024
BITRVI 1114,1442,1024 BITRVI 1126,1634,1024 BITRVI 1126,1634,1024 BITRVI 1130,1378,1024 BITRVI 1130,1378,1024 BITRVI 1130,1378,1024 BITRVI 1134,1890,1024 BITRVI 1142,1762,1024 BITRVI 1142,1762,1024 BITRVI 1150,2018,1024 BITRVI 1150,2018,1024 BITRVI 1166,1810,1024 BITRVI 1166,1810,1024 BITRVI 1166,1810,1024 BITRVI 1174,1682,1024 BITRVI 1174,1682,1024 BITRVI 1182,1938,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1214,2002,1024 BITRVI 1226,1330,1024 BITRVI 1226,134,1620,1024 BITRVI 1276,1024,1620,1024 BITRVI 1276,1024,1620,1024 BITRVI 1276,2034,1024 BITRVI 1300,1418,1024 BITRVI 1310,1390,1024		1110 1698 1024
BITRVI 1118, 1954, 1024 BITRVI 1126, 1634, 1024 BITRVI 1136, 11378, 1024 BITRVI 1134, 1889, 1024 BITRVI 1134, 1889, 1024 BITRVI 1134, 1889, 1024 BITRVI 1144, 1765, 1024 BITRVI 1146, 1506, 1024 BITRVI 1150, 2018, 1024 BITRVI 1150, 2018, 1024 BITRVI 1159, 1548, 1024 BITRVI 1166, 1810, 1024 BITRVI 1166, 1810, 1024 BITRVI 1178, 1426, 1024 BITRVI 1182, 1938, 1024 BITRVI 1206, 124, 1024 BITRVI 1206, 1746, 1024 BITRVI 1206, 1746, 1024 BITRVI 1214, 2002, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1330, 1024 BITRVI 1230, 1842, 1024 BITRVI 1246, 1970, 1024 BITRVI 1258, 1374, 1024 BITRVI 1258, 1374, 1024 BITRVI 1258, 1394, 1024 BITRVI 1258, 1394, 1024 BITRVI 1258, 1970, 1024 BITRVI 1270, 1778, 1024 BITRVI 1276, 1979, 1024 BITRVI 1276, 1979, 1024 BITRVI 1276, 1979, 1024 BITRVI 1276, 1979, 1024 BITRVI 1278, 1979, 1024 BITRVI 1279, 1979, 1024 BITRVI 1379, 1979, 1024		1110,1090,1024
BITRVI 1126, 1634, 1024 BITRVI 1130, 1378, 1024 BITRVI 1130, 1378, 1024 BITRVI 1134, 1890, 1024 BITRVI 1144, 1890, 1024 BITRVI 1142, 1762, 1024 BITRVI 1142, 1762, 1024 BITRVI 1146, 1506, 1024 BITRVI 1150, 2018, 1024 BITRVI 1150, 1024 BITRVI 1166, 1810, 1024 BITRVI 1166, 1810, 1024 BITRVI 1174, 1682, 1024 BITRVI 1178, 1426, 1024 BITRVI 1182, 1938, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1206, 1746, 1024 BITRVI 1206, 1746, 1024 BITRVI 1210, 1490, 1024 BITRVI 1220, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1906, 1024 BITRVI 1276, 1024, 1024 BITRVI 1276, 2034, 1024 BITRVI 1300, 1418, 1024 BITRVI 1310, 1330, 1024		
BITRVI 1130,1378,1024 BITRVI 1134,1890,1024 BITRVI 1134,1890,1024 BITRVI 1142,1762,1024 BITRVI 1146,1506,1024 BITRVI 1146,1506,1024 BITRVI 1150,2018,1024 BITRVI 1158,1554,1024 BITRVI 1166,1810,1024 BITRVI 1166,1810,1024 BITRVI 1166,1810,1024 BITRVI 1178,1426,1024 BITRVI 1178,1426,1024 BITRVI 1178,1426,1024 BITRVI 1199,1618,1024 BITRVI 1199,1618,1024 BITRVI 1199,1618,1024 BITRVI 1199,1618,1024 BITRVI 1190,1618,1024 BITRVI 1202,1224,1024 BITRVI 1202,1224,1024 BITRVI 1214,2002,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1230,1842,1024 BITRVI 1230,1842,1024 BITRVI 1246,1970,1024 BITRVI 1258,1394,1024 BITRVI 1279,1797,1024 BITRVI 1279,1797,1797,1797,1797,1797,1797,1797,		
BITRVI 1134, 1890, 1024 BITRVI 1142, 1762, 1024 BITRVI 1142, 1762, 1024 BITRVI 1142, 1762, 1024 BITRVI 1150, 2018, 1024 BITRVI 1150, 2018, 1024 BITRVI 1150, 2018, 1024 BITRVI 1150, 1554, 1024 BITRVI 1166, 1810, 1024 BITRVI 1166, 1810, 1024 BITRVI 1174, 1662, 1024 BITRVI 1174, 1662, 1024 BITRVI 1182, 1938, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1202, 1234, 1024 BITRVI 1206, 1746, 1024 BITRVI 1206, 1746, 1024 BITRVI 1216, 1246, 1024 BITRVI 1226, 1330, 1024 BITRVI 1230, 1842, 1024 BITRVI 1230, 1842, 1024 BITRVI 1242, 1458, 1024 BITRVI 1254, 1650, 1024 BITRVI 1256, 1970, 1024 BITRVI 1276, 1974, 1024 BITRVI 1276, 1974, 1024 BITRVI 1276, 1974, 1024 BITRVI 1276, 1974, 1024 BITRVI 1276, 1976, 1024 BITRVI 1276, 1976, 1024 BITRVI 1276, 1976, 1024 BITRVI 1276, 1976, 1024 BITRVI 1276, 1576, 1024 BITRVI 1276, 1574, 1024 BITRVI 1276, 1574, 1024 BITRVI 1300, 1418, 1024 BITRVI 1300, 1418, 1024 BITRVI 1310, 1930, 1024		
BITRVI 1138, 1250, 1024 BITRVI 1142, 1762, 1024 BITRVI 1146, 1506, 1024 BITRVI 1150, 2018, 1024 BITRVI 1150, 2018, 1024 BITRVI 1158, 1554, 1024 BITRVI 1166, 1810, 1024 BITRVI 1166, 1810, 1024 BITRVI 1166, 1810, 1024 BITRVI 1178, 1426, 1024 BITRVI 1178, 1426, 1024 BITRVI 1199, 1618, 1024 BITRVI 1199, 1618, 1024 BITRVI 1199, 1618, 1024 BITRVI 1199, 1618, 1024 BITRVI 1198, 1874, 1024 BITRVI 1202, 1234, 1024 BITRVI 1202, 1234, 1024 BITRVI 1214, 2002, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1330, 1024 BITRVI 1230, 1842, 1024 BITRVI 1230, 1842, 1024 BITRVI 1246, 1970, 1024 BITRVI 1259, 1394, 1024 BITRVI 1258, 1394, 1024 BITRVI 1262, 1906, 1024 BITRVI 1270, 1778, 1024 BITRVI 1276, 1906, 1024 BITRVI 1276, 1906, 1024 BITRVI 1278, 2034, 1024 BITRVI 1278, 1024, 1024 BITRVI 1278, 1024, 1024 BITRVI 1278, 1024, 1024 BITRVI 1302, 1674, 1024 BITRVI 1302, 1674, 1024 BITRVI 1302, 1674, 1024 BITRVI 1302, 1674, 1024 BITRVI 1300, 1418, 1024 BITRVI 1310, 1930, 1024		
BITRVI 1142,1762,1024 BITRVI 1146,1506,1024 BITRVI 1150,2018,1024 BITRVI 1150,2018,1024 BITRVI 1150,2018,1024 BITRVI 1162,1298,1024 BITRVI 1166,1810,1024 BITRVI 1174,1682,1024 BITRVI 1174,1682,1024 BITRVI 1174,1682,1024 BITRVI 1182,1938,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1198,1874,1024 BITRVI 1202,1234,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1214,2002,1024 BITRVI 1214,2002,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1226,1346,1024 BITRVI 1226,1346,1024 BITRVI 1242,1458,1024 BITRVI 1242,1458,1024 BITRVI 1258,1334,1024 BITRVI 1258,1334,1024 BITRVI 1258,1334,1024 BITRVI 1258,1334,1024 BITRVI 1276,1976,1024 BITRVI 1276,1976,1024 BITRVI 1276,1976,1024 BITRVI 1276,2034,1024 BITRVI 1276,1034,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1300,1418,1024 BITRVI 1310,1930,1024	BITRVI	1134,1890,1024
BITRVI 1146, 1506, 1024 BITRVI 1159, 2018, 1024 BITRVI 1159, 1554, 1024 BITRVI 1166, 1810, 1024 BITRVI 1166, 1810, 1024 BITRVI 1166, 1810, 1024 BITRVI 1178, 1426, 1024 BITRVI 1178, 1426, 1024 BITRVI 1178, 1426, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1206, 1746, 1024 BITRVI 1206, 1746, 1024 BITRVI 1210, 1490, 1024 BITRVI 1220, 1234, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1330, 1024 BITRVI 1230, 1842, 1024 BITRVI 1240, 1024 BITRVI 1240, 1024 BITRVI 1250, 1842, 1024 BITRVI 1250, 1842, 1024 BITRVI 1240, 1970, 1024 BITRVI 1241, 1650, 1024 BITRVI 1258, 1334, 1024 BITRVI 1270, 1778, 1024 BITRVI 1276, 1243, 1024 BITRVI 1278, 2034, 1024 BITRVI 1278, 2034, 1024 BITRVI 1278, 2034, 1024 BITRVI 1278, 2034, 1024 BITRVI 1278, 1802, 1024 BITRVI 1278, 1802, 1024 BITRVI 1306, 1546, 1024 BITRVI 1300, 1674, 1024 BITRVI 1300, 16141, 1024 BITRVI 1310, 1930, 1024	BITRVI	1138,1250,1024
BITRVI 1146, 1506, 1024 BITRVI 1159, 2018, 1024 BITRVI 1159, 1554, 1024 BITRVI 1166, 1810, 1024 BITRVI 1166, 1810, 1024 BITRVI 1166, 1810, 1024 BITRVI 1178, 1426, 1024 BITRVI 1178, 1426, 1024 BITRVI 1178, 1426, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1206, 1746, 1024 BITRVI 1206, 1746, 1024 BITRVI 1210, 1490, 1024 BITRVI 1220, 1234, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1330, 1024 BITRVI 1230, 1842, 1024 BITRVI 1240, 1024 BITRVI 1240, 1024 BITRVI 1250, 1842, 1024 BITRVI 1250, 1842, 1024 BITRVI 1240, 1970, 1024 BITRVI 1241, 1650, 1024 BITRVI 1258, 1334, 1024 BITRVI 1270, 1778, 1024 BITRVI 1276, 1243, 1024 BITRVI 1278, 2034, 1024 BITRVI 1278, 2034, 1024 BITRVI 1278, 2034, 1024 BITRVI 1278, 2034, 1024 BITRVI 1278, 1802, 1024 BITRVI 1278, 1802, 1024 BITRVI 1306, 1546, 1024 BITRVI 1300, 1674, 1024 BITRVI 1300, 16141, 1024 BITRVI 1310, 1930, 1024	BITRVI	1142,1762,1024
BITRVI 1150, 2018, 1024 BITRVI 1162, 1298, 1024 BITRVI 1162, 1298, 1024 BITRVI 1162, 1298, 1024 BITRVI 1166, 1810, 1024 BITRVI 1174, 1682, 1024 BITRVI 1174, 1682, 1024 BITRVI 1178, 1426, 1024 BITRVI 1182, 1938, 1024 BITRVI 1190, 1618, 1024 BITRVI 1190, 1618, 1024 BITRVI 1202, 1234, 1024 BITRVI 1206, 1746, 1024 BITRVI 1206, 1746, 1024 BITRVI 1210, 1490, 1024 BITRVI 1214, 2002, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1300, 1024 BITRVI 1226, 1906, 1024 BITRVI 1276, 1906, 1024 BITRVI 1276, 1034, 1024 BITRVI 1278, 2034, 1024 BITRVI 1294, 1802, 1024 BITRVI 1300, 1418, 1024 BITRVI 1310, 1930, 1024	BITRVI	1146 . 1506 . 1024
BITRVI 1155,1554,1024 BITRVI 1162,1299,1024 BITRVI 1166,1810,1024 BITRVI 1174,1682,1024 BITRVI 1178,1426,1024 BITRVI 1178,1426,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1199,1618,1024 BITRVI 1202,1234,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1214,2002,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1230,1842,1024 BITRVI 1246,1970,1024 BITRVI 1246,1970,1024 BITRVI 1246,1970,1024 BITRVI 1246,1970,1024 BITRVI 1246,1970,1024 BITRVI 1258,1334,1024 BITRVI 1258,1334,1024 BITRVI 1270,1778,1024 BITRVI 1270,1778,1024 BITRVI 1278,2034,1024 BITRVI 1278,1802,1024 BITRVI 1306,1546,1024 BITRVI 1306,15418,1024 BITRVI 1300,1418,1024 BITRVI 1310,1930,1024	BITRVI	
BITRVI 1162,1298,1024 BITRVI 1166,1810,1024 BITRVI 1174,1682,1024 BITRVI 1174,1682,1024 BITRVI 1182,1938,1024 BITRVI 1182,1938,1024 BITRVI 1182,1938,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1202,1234,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1214,2002,1024 BITRVI 1214,2002,1024 BITRVI 1222,1536,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1226,1306,1024 BITRVI 1226,1306,1024 BITRVI 1226,1306,1024 BITRVI 1226,1906,1024 BITRVI 1270,1778,1024 BITRVI 1276,1906,1024 BITRVI 1278,2034,1024 BITRVI 1294,1802,1024 BITRVI 1294,1802,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1310,1930,1024		1158 1554 1024
BITRVI 1166,1810,1024 BITRVI 1174,1682,1024 BITRVI 1178,1426,1024 BITRVI 1182,1938,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1199,1614,1024 BITRVI 1196,1874,1024 BITRVI 1202,1234,1024 BITRVI 1206,1746,1024 BITRVI 1214,2002,1024 BITRVI 1226,1330,1024 BITRVI 1230,1842,1024 BITRVI 1230,1842,1024 BITRVI 1240,1324 BITRVI 1254,1630,1024 BITRVI 1254,1630,1024 BITRVI 1255,1334,1024 BITRVI 1256,1341,1024 BITRVI 1256,1970,1024 BITRVI 1256,1970,1024 BITRVI 1258,1334,1024 BITRVI 1270,1778,1024 BITRVI 1270,1778,1024 BITRVI 1276,2034,1024 BITRVI 1276,2034,1024 BITRVI 1276,1034,1024 BITRVI 1300,1418,1024 BITRVI 1300,1418,1024 BITRVI 1300,1418,1024 BITRVI 1310,1930,1024		
BITRVI 1178,1462,1024 BITRVI 1178,1426,1024 BITRVI 1182,1938,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1194,1362,1024 BITRVI 1194,1362,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1210,1490,1024 BITRVI 1210,1490,1024 BITRVI 1222,1586,1024 BITRVI 1226,1330,1024 BITRVI 1230,1842,1024 BITRVI 1230,1842,1024 BITRVI 1240,174,1024 BITRVI 1246,1970,1024 BITRVI 1256,1394,1024 BITRVI 1262,1906,1024 BITRVI 1270,1778,1024 BITRVI 1276,1934,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1378,1802,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1310,1930,1024		
BITRVI 1178,1426,1024 BITRVI 1182,1938,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1199,1618,1024 BITRVI 1198,1874,1024 BITRVI 1202,1234,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1214,2002,1024 BITRVI 1214,2002,1024 BITRVI 1226,1330,1024 BITRVI 1230,1842,1024 BITRVI 1230,1842,1024 BITRVI 1240,1458,1024 BITRVI 1242,1458,1024 BITRVI 1242,1458,1024 BITRVI 1242,1458,1024 BITRVI 1258,1394,1024 BITRVI 1258,1394,1024 BITRVI 1276,1976,1024 BITRVI 1276,2034,1024 BITRVI 1276,2034,1024 BITRVI 1276,2034,1024 BITRVI 1276,2034,1024 BITRVI 1276,1034,1024 BITRVI 1276,2034,1024 BITRVI 1276,1034,1024 BITRVI 1276,1034,1024 BITRVI 1276,1034,1024 BITRVI 1276,1034,1024 BITRVI 1306,1418,1024 BITRVI 1306,1418,1024 BITRVI 1306,1418,1024 BITRVI 1310,1418,1024 BITRVI 1310,1418,1024		
BITRVI 1182,1938,1024 BITRVI 1190,1618,1024 BITRVI 1190,1618,1024 BITRVI 1198,1874,1024 BITRVI 1202,1224,1024 BITRVI 1202,1224,1024 BITRVI 1206,1746,1024 BITRVI 1210,1490,1024 BITRVI 1210,1490,1024 BITRVI 1214,2002,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1230,1842,1024 BITRVI 1246,1970,1024 BITRVI 1246,1970,1024 BITRVI 1258,1394,1024 BITRVI 1258,1394,1024 BITRVI 1258,1394,1024 BITRVI 1266,1546,1024 BITRVI 1270,1778,1024 BITRVI 1270,1778,1024 BITRVI 1270,1778,1024 BITRVI 1270,1778,1024 BITRVI 1270,1778,1024 BITRVI 1270,1778,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1306,1546,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1300,1418,1024		
BITRVI 1190,1618,1024 BITRVI 1194,1362,1024 BITRVI 1194,1362,1024 BITRVI 1202,1234,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1210,1490,1024 BITRVI 1214,2002,1024 BITRVI 1214,2002,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1230,1842,1024 BITRVI 1240,1848,1024 BITRVI 1242,1458,1024 BITRVI 1246,1650,1024 BITRVI 1258,1394,1024 BITRVI 1258,1394,1024 BITRVI 1258,1394,1024 BITRVI 1270,1778,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1278,0234,1024 BITRVI 1278,0234,1024 BITRVI 1278,0234,1024 BITRVI 1278,1024,1024 BITRVI 1278,1024,1024 BITRVI 1294,1802,1024 BITRVI 1300,1418,1024 BITRVI 1300,1418,1024 BITRVI 1300,1418,1024 BITRVI 1310,1930,1024		
BITRVI 1194,1362,1024 BITRVI 1198,1874,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1210,1490,1024 BITRVI 1210,1490,1024 BITRVI 1214,2002,1024 BITRVI 1226,1330,1024 BITRVI 1230,1842,1024 BITRVI 1230,1842,1024 BITRVI 1240,1490,1024 BITRVI 1242,1458,1024 BITRVI 1246,1970,1024 BITRVI 1246,1970,1024 BITRVI 1258,1394,1024 BITRVI 1258,1394,1024 BITRVI 1270,1778,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1306,1546,1024 BITRVI 1306,1546,1024 BITRVI 1306,1418,1024 BITRVI 1306,1418,1024 BITRVI 1310,1418,1024 BITRVI 1310,1418,1024		
BITRVI 1198,1874,1024 BITRVI 1202,1234,1024 BITRVI 1206,1746,1024 BITRVI 1206,1746,1024 BITRVI 1214,2002,1024 BITRVI 1214,2002,1024 BITRVI 1214,2002,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1230,1842,1024 BITRVI 1246,1458,1024 BITRVI 1246,1450,1024 BITRVI 1254,1650,1024 BITRVI 1254,1650,1024 BITRVI 1262,1906,1024 BITRVI 1270,1778,1024 BITRVI 1276,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1278,0234,1024 BITRVI 1278,0234,1024 BITRVI 1294,1802,1024 BITRVI 1294,1802,1024 BITRVI 1294,1802,1024 BITRVI 1300,1418,1024 BITRVI 1300,1418,1024 BITRVI 1300,1418,1024 BITRVI 1300,1418,1024 BITRVI 1310,1930,1024		1190,1618,1024
BITRVI 1202,1234,1024 BITRVI 1206,1746,1024 BITRVI 1210,1490,1024 BITRVI 1210,1490,1024 BITRVI 1212,2566,1024 BITRVI 1222,1586,1024 BITRVI 1230,1842,1024 BITRVI 1230,1842,1024 BITRVI 1230,1842,1024 BITRVI 1242,1458,1024 BITRVI 1242,1458,1024 BITRVI 1254,1650,1024 BITRVI 1255,1334,1024 BITRVI 1256,1374,1024 BITRVI 1270,1778,1024 BITRVI 1270,1778,1024 BITRVI 1276,2034,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1294,1802,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1306,1418,1024 BITRVI 1310,1418,1024		
BITRVI 1206,1746,1024 BITRVI 1210,1490,1024 BITRVI 1210,1490,1024 BITRVI 1221,1536,1024 BITRVI 1226,1330,1024 BITRVI 1226,1330,1024 BITRVI 1236,1741,41024 BITRVI 1236,1741,41024 BITRVI 1242,1458,1024 BITRVI 1242,1458,1024 BITRVI 1254,1656,1024 BITRVI 1254,1656,1024 BITRVI 1262,1906,1024 BITRVI 1270,1778,1024 BITRVI 1270,1778,1024 BITRVI 1278,0234,1024 BITRVI 1278,0234,1024 BITRVI 1278,0234,1024 BITRVI 1278,0234,1024 BITRVI 1294,1802,1024 BITRVI 1294,1802,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1306,1418,1024 BITRVI 1310,1418,1024		1198,1874,1024
BITRVI 1210,1490,1024 BITRVI 1214,2002,1024 BITRVI 1222,1586,1024 BITRVI 1226,1330,1024 BITRVI 1230,1842,1024 BITRVI 1230,1842,1024 BITRVI 1230,1842,1024 BITRVI 1242,1458,1024 BITRVI 1242,1458,1024 BITRVI 1246,1970,1024 BITRVI 1258,1394,1024 BITRVI 1258,1394,1024 BITRVI 1270,1778,1024 BITRVI 1270,1778,1024 BITRVI 1276,2034,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1294,1802,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1300,1418,1024	BITRVI	1202,1234,1024
BITRVI 1214, 2002, 1024 BITRVI 1222, 1586, 1024 BITRVI 1226, 1330, 1024 BITRVI 1236, 1340, 1024 BITRVI 1236, 1714, 1024 BITRVI 1246, 1970, 1024 BITRVI 1242, 1458, 1024 BITRVI 1246, 1970, 1024 BITRVI 1254, 1650, 1024 BITRVI 1266, 1906, 1024 BITRVI 1262, 1906, 1024 BITRVI 1276, 1341, 1024 BITRVI 1276, 1341,	BITRVI	1206,1746,1024
BITRVI 1214, 2002, 1024 BITRVI 1226, 1330, 1024 BITRVI 1226, 1330, 1024 BITRVI 1230, 1842, 1024 BITRVI 1230, 1842, 1024 BITRVI 1236, 1744, 1024 BITRVI 1246, 1970, 1024 BITRVI 1246, 1970, 1024 BITRVI 1256, 1394, 1024 BITRVI 1258, 1394, 1024 BITRVI 1270, 1778, 1024 BITRVI 1270, 1778, 1024 BITRVI 1278, 2034, 1024 BITRVI 1278, 2034, 1024 BITRVI 1278, 2034, 1024 BITRVI 1278, 2034, 1024 BITRVI 1306, 1546, 1024 BITRVI 1302, 1674, 1024 BITRVI 1302, 1674, 1024 BITRVI 1302, 1674, 1024 BITRVI 1306, 1418, 1024	BITRVI	1210,1490,1024
BITRVI 1222, 1586, 1024 BITRVI 1226, 1330, 1024 BITRVI 1230, 1842, 1024 BITRVI 1230, 1842, 1024 BITRVI 1240, 1745, 1024 BITRVI 1242, 1458, 1024 BITRVI 1246, 1970, 1024 BITRVI 1254, 1650, 1024 BITRVI 1256, 1394, 1024 BITRVI 1270, 1778, 1024 BITRVI 1270, 1778, 1024 BITRVI 1278, 2034, 1024 BITRVI 1278, 2034, 1024 BITRVI 1278, 2034, 1024 BITRVI 1294, 1802, 1024 BITRVI 1294, 1802, 1024 BITRVI 1302, 1674, 1024 BITRVI 1302, 1674, 1024 BITRVI 1302, 1674, 1024 BITRVI 1300, 1418, 1024	BITRVI	
BITRVI 1226,1330,1024 BITRVI 1230,1842,1024 BITRVI 1236,1714,1024 BITRVI 1242,1458,1024 BITRVI 1246,1970,1024 BITRVI 1246,1970,1024 BITRVI 1258,1394,1024 BITRVI 1258,1394,1024 BITRVI 1270,1778,1024 BITRVI 1270,1778,1024 BITRVI 1270,1778,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1286,1546,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1306,1418,1024	BITRVI	
BITRVI 1230,1842,1024 BITRVI 1238,1714,1024 BITRVI 1242,1458,1024 BITRVI 1246,1970,1024 BITRVI 1254,1650,1024 BITRVI 1256,1650,1024 BITRVI 1256,1394,1024 BITRVI 1262,1906,1024 BITRVI 1270,1778,1024 BITRVI 1278,0234,1024 BITRVI 1278,0234,1024 BITRVI 1278,0234,1024 BITRVI 1286,1546,1024 BITRVI 1294,1802,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1306,1418,1024 BITRVI 1310,1930,1024		
BITRVI 1236,1714,1024 BITRVI 1242,1458,1024 BITRVI 1245,1970,1024 BITRVI 1254,1650,1024 BITRVI 1255,1394,1024 BITRVI 1255,1394,1024 BITRVI 1270,1778,1024 BITRVI 1270,1778,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1286,1546,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1306,1418,1024 BITRVI 1306,1418,1024 BITRVI 1310,1930,1024		
BITRVI 1242,1458,1024 BITRVI 1246,1970,1024 BITRVI 1254,1650,1024 BITRVI 1258,1394,1024 BITRVI 1262,1906,1024 BITRVI 1270,1778,1024 BITRVI 1270,1778,1024 BITRVI 1274,1522,1024 BITRVI 1278,2034,1024 BITRVI 1294,1802,1024 BITRVI 1302,1674,1024 BITRVI 1306,1418,1024 BITRVI 1306,1418,1024 BITRVI 1310,1930,1024		1238 1714 1024
BITRVI 1246,1970,1024 BITRVI 1258,1394,1024 BITRVI 1258,1394,1024 BITRVI 1262,1906,1024 BITRVI 1270,1778,1024 BITRVI 1270,1778,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1286,1546,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1306,1418,1024 BITRVI 1310,1930,1024		
BITRVI 1254,1650,1024 BITRVI 1258,1394,1024 BITRVI 1262,1906,1024 BITRVI 1270,1778,1024 BITRVI 1274,1522,1024 BITRVI 1278,2034,1024 BITRVI 1278,2034,1024 BITRVI 1294,1802,1024 BITRVI 1302,1674,1024 BITRVI 1302,1674,1024 BITRVI 1306,1418,1024 BITRVI 1310,1930,1024		
BITRVI 1258,1394,1024 BITRVI 1262,1906,1024 BITRVI 1270,1778,1024 BITRVI 1274,1522,1024 BITRVI 1278,0234,1024 BITRVI 1278,0234,1024 BITRVI 1266,1546,1024 BITRVI 1302,1674,1024 BITRVI 1306,1418,1024 BITRVI 1310,1930,1024		
BITRVI 1262,1906,1024 BITRVI 1270,1778,1024 BITRVI 1274,1522,1024 BITRVI 1274,1522,1024 BITRVI 1286,1546,1024 BITRVI 1294,1802,1024 BITRVI 1302,1674,1024 BITRVI 1306,1418,1024 BITRVI 1310,1930,1024		
BITRVI 1270,1778,1024 BITRVI 1274,1522,1024 BITRVI 1278,2034,1024 BITRVI 1286,1546,1024 BITRVI 1294,1802,1024 BITRVI 1302,1674,1024 BITRVI 1305,1418,1024 BITRVI 1310,1930,1024		
BITRVI 1274,1522,1024 BITRVI 1278,2034,1024 BITRVI 1286,1546,1024 BITRVI 1294,1802,1024 BITRVI 1302,1674,1024 BITRVI 1306,1418,1024 BITRVI 1310,1930,1024		
BITRVI 1278,2034,1024 BITRVI 1286,1546,1024 BITRVI 1294,1802,1024 BITRVI 1302,1674,1024 BITRVI 1306,1418,1024 BITRVI 1310,1930,1024		
BITRVI 1278,2034,1024 BITRVI 1286,1546,1024 BITRVI 1294,1802,1024 BITRVI 1302,1674,1024 BITRVI 1306,1418,1024 BITRVI 1310,1930,1024	BITRVI	1274,1522,1024
BITRVI 1286,1546,1024 BITRVI 1294,1802,1024 BITRVI 1302,1674,1024 BITRVI 1306,1418,1024 BITRVI 1310,1930,1024	BITRVI	
BITRVI 1294,1802,1024 BITRVI 1302,1674,1024 BITRVI 1306,1418,1024 BITRVI 1310,1930,1024	BITRVI	
BITRVI 1302,1674,1024 BITRVI 1306,1418,1024 BITRVI 1310,1930,1024		
BITRVI 1306,1418,1024 BITRVI 1310,1930,1024		1302 1674 1024
BITRVI 1310,1930,1024		
		1310 1930 1024
DIIRVI 1318,1610,1024		
	BIIKAI	1318,1010,1024

BITRVI	1322,1354,1024
BITRVI	1326,1866,1024
BITRVI	1334,1738,1024
BITRVI	1338,1482,1024
BITRVI	1342,1994,1024
BITRVI	1350,1578,1024
BITRVI	1358,1834,1024
BITRVI	1366,1706,1024
BITRVI	1370,1450,1024
BITRVI	1374,1962,1024
BITRVI	1382,1642,1024
BITRVI	1390,1898,1024
BITRVI	1398,1770,1024
BITRVI	1402,1514,1024
BITRVI	1406,2026,1024
BITRVI	1414,1562,1024
BITRVI	1422,1818,1024
BITRVI	1430,1690,1024
BITRVI	1438,1946,1024
BITRVI	1446,1626,1024
BITRVI	1454,1882,1024
BITRVI	1462,1754,1024
BITRVI	1466,1498,1024
BITRVI	1470,2010,1024
BITRVI	1478,1594,1024
BITRVI	1486,1850,1024
BITRVI	1494,1722,1024
BITRVI	1502,1978,1024
BITRVI	1510,1658,1024
BITRVI	1518,1914,1024
BITRVI	1526,1786,1024
BITRVI	1534,2042,1024
	1554,2042,1024
BITRVI	1550,1798,1024
BITRVI	1558,1670,1024
BITRVI	1566,1926,1024
BITRVI	1574,1606,1024
BITRVI	1582,1862,1024
BITRVI	1590,1734,1024
BITRVI	1598,1990,1024
BITRVI	1614,1830,1024
BITRVI	1622,1702,1024
BITRVI	1630,1958,1024
BITRVI	1646,1894,1024
BITRVI	1654,1766,1024
BITRVI	1662,2022,1024
BITRVI	1678,1814,1024
BITRVI	1694,1942,1024
BITRVI	1710,1878,1024
	1710,1878,1024
BITRVI	1718,1750,1024
BITRVI	1726,2006,1024
BITRVI	1742,1846,1024
BITRVI	1758,1974,1024
BITRVI	1774,1910,1024
BITRVI	1790,2038,1024
BITRVI	1822,1934,1024
BITRVI	1838,1870,1024
BITRVI	1854,1998,1024
BITRVI	1886,1966,1024
BITRVI	1918,2030,1024
BITRVI	1982,2014,1024
~*****	1,02,2014,1024

BI.KD

768.\*+

```
**********************************
    THE FIRST 8 STAGES OF THE 10-STAGE 1024-POINT COMPLEX *
    FFT WILL BE PERFORMED AS 4 SEPARATE 256-POINT COMPLEX *
    FFT'S USING THE ON-CHIP DATA BLOCKS BO AND B1. THE
    KERNEL CODE BELOW WILL THEREFORE BE CALLED 4 TIMES TO *
    ACCOMPLISH THIS WHILE EXTERNAL DATA MEMORY WILL HAVE
    MOVE ON-CHIP USING THE BLKD INSTRUCTION.
*******************
         LARP
                  AR1
                                 BLOCK MOVE FIRST GROUP OF 256
         T.RT.K
                  AR1.512
                                 COMPLEX POINTS (1024-1535) FROM
         RPTK
                  255
                                 EXTERNAL RAM TO ON-CHIP RAM
         BLKD
                  1024, *+
         RPTK
                  255
         BLKD
                  1280.*+
         CALL.
                  KNT.256
                                 EXECUTE 256-POINT KERNEL FFT
         LRLK
                  AR1,1024
                                 AND RETURN RESULTS TO
         RPTK
                  255
                                 EXTERNAL RAM (1024-1535)
         BL.KD
                  512.*+
         RPTK
                  255
         BLKD
                  768.*+
         LRLK
                  AR1.512
                                 BLOCK MOVE SECOND GROUP OF 256
         RPTK
                  255
                                 COMPLEX POINTS (1536-2047) FROM
         RI.KD
                  1536, *+
                                 EXTERNAL RAM TO ON-CHIP RAM
         RPTK
                  255
         BLKD
                  1792 *+
         CALL
                  KNL256
                                 EXECUTE 256-POINT KERNEL FFT
         I.RI.K
                  AR1.1536
                                 AND RETURN RESULTS TO
         RPTK
                  255
                                 EXTERNAL RAM (1536-2047)
         BLKD
                  512,*+
         RPTK
                  255
         BLKD
                  768. *+
         LRLK
                  AR1,512
                                 BLOCK MOVE THIRD GROUP OF 256
         RPTK
                  255
                                 COMPLEX POINTS (2048-2559) FROM
         BLKD
                  2048, *+
                                 EXTERNAL RAM TO ON-CHIP RAM
         RPTK
                  255
         BLKD
                  2304.*+
         CALL
                  KN1.256
                                 EXECUTE 256-POINT KERNEL FFT
         LRLK
                  AR1,2048
                                 AND RETURN RESULTS TO
         RPTK
                  255
                                 EXTERNAL RAM (2048-2559)
         BI.KD
                  512.*+
         RPTK
                  255
         BLKD
                  768.*+
         LRLK
                  AR1,512
                                 BLOCK MOVE FOURTH GROUP OF 256
         RPTK
                  255
                                 COMPLEX POINTS (2560-3071) FROM
         BLKD
                  2560.*+
                                 EXTERNAL RAM TO ON-CHIP RAM
         RPTK
                  255
         BLKD
                  2816, *+
         CALL
                  KNL256
                                 EXECUTE 256-POINT KERNEL FFT
         LRLK
                  AR1.2560
                                 AND RETURN RESULTS TO
         RPTK
                  255
                                 EXTERNAL RAM (2560-3071)
         BLKD
                  512, *+
         RPTK
                  255
```

```
*****************
    PERFORM STAGE 9 OF THE 1024-POINT FFT -- TWIDDLE
    FACTOR VALUES ARE TABLE-READ FROM EXTERNAL PROGRAM
    MEMORY TO ON-CHIP RAM AND THE GENERAL 'BUTTERFLY'
    SUBROUTINE IS EXECUTED 512 TIMES WITH ALL DATA IN
    EXTERNAL DATA MEMORY. A SPEED IMPROVEMENT CAN BE
    ACHIEVED BY MOVING FFT DATA ON-CHIP INSTEAD OF TWIDDLE *
    FACTOR VALUES FOR EXECUTION. HOWEVER, THE TWIDDLE
    FACTOR VALUES WILL HAVE TO BE STORED IN EXTERNAL DATA *
    RAM.
*************************
STAGE9
         LRLK
                  ARO.512
                                INITIALISE TWIDDLE FACTORS
         LRLK
                  AR1.255
                                SET UP TWIDDLE TABLE SIZE
         LARP
                  ARO
                                USE ARO TO POINT AT TABLE
         LALK
                  W000
                                SET UP TWIDDLE TABLE ADDRESS
T.OOP
         TBLR
                  *+
                                AND STORE IN INTERNAL RAM
         ADLK
                  1
         TBLR
                  *+,AR1
                                AND STORE IN INTERNAL RAM
         ADLK
         BANZ
                  LOOP. *- . ARO
         LRLK
                  ARO.512
                                INITIALISE STEP SIZE
         LRLK
                  AR1.512
                                AR1 POINTS AT TWIDDLE FACTORS
         LRLK
                  AR2 1024+512
                                AR2 POINTS AT REAL DATA
         LRLK
                  AR3,255
                                INITIALISE LOOP COUNT
         LARP
                  AR2
LOOP1
         CALL.
                  RTRFI.Y
                                PERFORM LOOPED FFT FOR STAGE 9
         LARP
                  AR3
         BANZ
                  LOOP1 . *- . AR2
         LRLK
                                AR1 POINTS AT TWIDDLE FACTORS
                  AR1,512
         LRLK
                  AR2,2048+512
                                AR2 POINTS AT REAL DATA
         LRLK
                  AR3.255
                                INITIALISE LOOP COUNT
         LARP
                  AR2
LOOP2
         CALL
                  BTRFLY
                                PERFORM LOOPED FFT FOR STAGE 9
         LARP
                  AR3
         BANZ
                  LOOP2, *-, AR2
***********************
    PERFORM STAGE 10 OF THE 1024-POINT FFT -- TWIDDLE
    FACTOR VALUES ARE TABLE-READ FROM EXTERNAL PROGRAM
    MEMORY TO ON-CHIP RAM AND THE GENERAL 'BUTTERFLY'
    SUBROUTINE IS EXECUTED 512 TIMES WITH ALL DATA IN
    EXTERNAL DATA MEMORY. A SPEED IMPROVEMENT CAN BE
    ACHIEVED BY MOVING FFT DATA ON-CHIP INSTEAD OF TWIDDLE *
    FACTOR VALUES FOR EXECUTION. HOWEVER, THE TWIDDLE
    FACTOR VALUES WILL HAVE TO BE STORED IN EXTERNAL DATA
    RAM.
**************************
STGE10
         LARP
                  ARO
         I.RI.K
                  ARO,512
                                INITIALISE TWIDDLE FACTORS
         RPTK
                  255
                                AND STORE IN INTERNAL RAM.
         BLKP
                  W000.*+
```

```
RPTK
                   255
         BLKP
                   W128, *+
                                                                                                PAC
                                                                                                                ACC= (1/2)(QI*COSX)
                                                                                                MPY *+, AR2
                                                                                                               P-REGISTER = (1/2)(QR*SINX)
                                                                                                SPAC
         LARP
                   ARO
                                                                                                                ACC = (1/2)(QI * COSX - QR * SINX)
                                                                                                SACH *0-
                                                                                                               QI = (1/2)(QI*COSX-QR*SINX)
         LRLK
                   ARO, 1024
                                 INITIALISE STEP SIZE
         LRLK
                   AR1,512
                                 AR1 POINTS AT TWIDDLE FACTORS
                                                                                                CALCULATE Re[Pm+1] & Re[Qm+1] STORE RESULTS in PR & QR
         LRLK
                   AR2,2048
                                 AR2 POINTS AT REAL DATA
         LRLK
                   AR3.255
                                 INITIALISE LOOP COUNT
                                                                                                MAR
         LARP
                   AR2
                                                                                                    *-
                                                                                                LAC *0+,14
                                                                                                               ACC= (1/4)PR
LOOP3
         CALI.
                   BTRFLY
                                 PERFORM LOOPED FFT FOR STAGE 10
                                                                                                ADD
                                                                                                    ★0-,15
                                                                                                               ACC= (1/4)[PR+(QR*COSX+QI*SINX)]
         LARP
                   AR3
         BANZ
                   LOOP3. *- . AR2
                                                                                                SACH *0+,1
                                                                                                               PR = (1/2)[PR+(QR+COSX+QI+SINX)]
                                                                                                SUBH *
                                                                                                               ACC= (1/4)[PR-(QR+COSX+QI+SINX)]
                                                                                                SACH *0-,1
                                                                                                               QR = (1/2)[PR-(QR*COSX+QI*SINX)]
         LARP
                   AR0
         LRLK
                   AR0,512
                                 INITIALISE TWIDDLE FACTORS
                                                                                                CALCULATE Im[Pm+1] & Im[Qm+1] STORE RESULTS in PI & QI
         RPTK
                   255
                                 AND STORE IN INTERNAL RAM.
         BLKP
                   W256,*+
                                                                                                MAR *+
                   255
         RPTK
                                                                                                LAC
                                                                                                    *0+,14
                                                                                                               ACC= (1/4)PI
         BLKP
                   W384,*+
                                                                                                ADD
                                                                                                    *0-,15
                                                                                                               ACC= (1/4)[PI+(OI*COSX-OR*SINX)]
                                                                                                SACH *0+,1
                                                                                                               PI = (1/2)[PI+(QI+COSX-QR+SINX)]
         LARP
                   ARO
                                 INITIALISE STEP SIZE
                                                                                                SUBH *
                                                                                                               ACC= (1/4)[PI-(QI*COSX-QR*SINX)]
         LRLK
                   ARO, 1024
         LRLK
                   AR1.512
                                 AR1 POINTS AT TWIDDLE FACTORS
                                                                                                SACH *+,1
                                                                                                               QI = (1/2)[PI-(QI*COSX-QR*SINX)]
         LRLK
                   AR2,2048+512
                                 AR2 POINTS AT REAL DATA
         LRLK
                   AR3,255
                                 INITIALISE LOOP COUNT
         LARP
                   AR2
                                                                                        **********************
         CALL
                   BTRFLY
                                 PERFORM LOOPED FFT FOR STAGE 10
LOOP4
         I.ARP
                                                                                            16-BIT TWIDDLE FACTORS FOR 1024-POINT COMPLEX FFT
                   AR3
         BANZ
                   LOOP4, *-, AR2
                                                                                        *****************
                                                                                        W000
                                                                                                  DATA
                                                                                                           32767.0
*************
                                                                                        W001
                                                                                                  DATA
                                                                                                           32766,201
                                                                                        W002
                                                                                                  DATA
                                                                                                           32765,402
         RADIX-2 GENERAL BUTTERFLY SUBROUTINE
                                                                                        W003
                                                                                                  DATA
                                                                                                           32762,603
                                                                                        W004
                                                                                                  DATA
                                                                                                           32758.804
                                                                                        W005
                                                                                                  DATA
                                                                                                           32752,1005
        P=(PR+jQI) P+Q*W=(PR+Re[Q*W])+j(PI+Im[Q*W])
                                                                                        W006
                                                                                                  DATA
                                                                                                           32746,1206
                                                                                        W007
                                                                                                  DATA
                                                                                                           32738.1407
                                                                                        W008
                                                                                                  DATA
                                                                                                           32728,1608
        Q=(QR+jQI) \qquad P-Q*W=(PR-Re[Q*W])+j(PI+Im[Q*W])
                                                                                        W009
                                                                                                  DATA
                                                                                                           32718,1809
            -j(2(pi)/N)k
                                                                                        W010
                                                                                                  DATA
                                                                                                           32706.2009
                                                                                        W011
                                                                                                  DATA
                                                                                                           32693.2210
        W =e
                      =COS(X)-jSIN(X)
                                                                                        W012
                                                                                                  DATA
                                                                                                           32679,2410
                                                                                        W013
                                                                                                  DATA
                                                                                                           32664,2611
                      =WR+jWI
                                                                                        W014
                                                                                                  DATA
                                                                                                           32647,2811
                                                                                        W015
                                                                                                  DATA
                                                                                                           32629,3012
*****************
                                                                                        W016
                                                                                                  DATA
                                                                                                           32610,3212
                                                                                        W017
                                                                                                  DATA
                                                                                                           32590,3412
       CALCULATE OR*COS(X) + QI*SIN(X) AND STORE RESULT IN QR
                                                                                        W018
                                                                                                  DATA
                                                                                                           32568.3612
                                                                                        W019
                                                                                                  DATA
                                                                                                           32545,3811
BTRFLY LT
            *+.AR1
                       LOAD T-REGISTER WITH QR
       MPY *+ AR2
                       P-REGISTER = (1/2)(QR*COSX)
                                                                                        W020
                                                                                                  DATA
                                                                                                           32521,4011
                                                                                        W021
                                                                                                  DATA
                                                                                                           32496.4210
       LTP *-, AR1
                       ACC= (1/2)(OR*COSX); LOAD TR WITH QI
                                                                                        W022
                                                                                                  DATA
                                                                                                           32470.4410
       MPY *-
                       P-REGISTER = (1/2)(QI*SINX)
                                                                                        W023
                                                                                                  DATA
       APAC
                       ACC= (1/2)(QR*COSX+QI*SINX)
                                                                                                           32442,4609
                                                                                        W024
                                                                                                  DATA
                                                                                                           32413,4808
       MPY *+.AR2
                       P-REGISTER = (1/2)(QI*COSX)
                                                                                        W025
                                                                                                  DATA
                                                                                                           32383,5007
       L.T
                       LOAD T-REGISTER WITH QR
                                                                                        W026
                                                                                                  DATA
                                                                                                           32352,5205
       SACH *+,0,AR1
                       QR = (1/2)(QR*COSX+QI*SINX)
                                                                                        W027
                                                                                                  DATA
                                                                                                           32319,5404
                                                                                        W028
                                                                                                  DATA
                                                                                                           32285,5602
       CALCULATE QI*COS(X) - QR*SIN(X) AND STORE RESULT IN QI
```

4.
Implementation
읈
ast
Fourier
Transform
Algorithms
Ϋ́
the .
TMS32020

W029	DATA	32250,5800	WO89 DATA	28002,17018
W030	DATA	32214,5998	WO90 DATA	27897,17190
W031	DATA	32177,6195	WO91 DATA	27791,17360
W032	DATA	32138,6393	WO92 DATA	27684,17531
W033	DATA	32098,6590	WO93 DATA	27576,17700
W034	DATA	32057,6786	WO94 DATA	27467,17869
W035	DATA	32015,6983	WO95 DATA	27357,18037
W036	DATA	31972,7179	WO96 DATA	27245,18205
W037	DATA	31927,7375	WO97 DATA	27133,18372
W038	DATA	31881,7571	WO98 DATA	27020,18538
W039	DATA	31834,7767	WO99 DATA	26906,18703
W040	DATA	31786,7962	W100 DATA	26790,18868
W041	DATA	31736,8157	W101 DATA	26674,19032
W042	DATA	31686,8351	W102 DATA	26557,19195
W043	DATA	31634,8546	W103 DATA	26439,19358
W044	DATA	31581,8739	W104 DATA	26319,19520
W045	DATA	31527,8933	W105 DATA	26199,19681
W046	DATA	31471,9126	W106 DATA	26078,19841
W047	DATA	31415,9319	W107 DATA	25956,20001
W048	DATA	31357,9512	W108 DATA	25832,20160
W049	DATA	31298,9704	W109 DATA	25708,20318
W050	DATA	31238,9896	W110 DATA	25583,20475
W051	DATA	31176,10088	W111 DATA	25457,20632
W052	DATA	31114,10279	W112 DATA	25330,20788
W053	DATA	31050,10469	W113 DATA	25202,20943
W054	DATA	30985,10660	W114 DATA	25073,21097
W055	DATA	30919,10850	W115 DATA	24943,21250
W056	DATA	30852,11039	W116 DATA	24812,21403
W057	DATA	30784,11228	W117 DATA	24680,21555
W058	DATA	30715,11417	W118 DATA	24548,21706
W059	DATA	30644,11605	W119 DATA	24414,21856
W060	DATA	30572,11793	W120 DATA	24279,22005
W061	DATA	30499,11980	W121 DATA	24144,22154
W062	DATA	30425,12167	W122 DATA	24007,22302
W063	DATA	30350,12354	W123 DATA	23870,22449
W064	DATA	30274,12540	W124 DATA	23732,22595
W065	DATA	30196,12725	W125 DATA	23593,22740
W066	DATA	30117,12910	W126 DATA	23453,22884
W067	DATA	30038,13095	W127 DATA	23312,23028
W068	DATA	29957,13279	W128 DATA	23170,23170
W069	DATA	29875,13462	W129 DATA	23028,23312
W070	DATA	29791,13645	W130 DATA	22884,23453
W071	DATA	29707,13828	W131 DATA	22740,23593
W072	DATA	29622,14010	W132 DATA	22595,23732
W073	DATA	29535,14191	W133 DATA	22449,23870
W074	DATA	29448,14372	W134 DATA	22302,24007
W075	DATA	29359,14553	W135 DATA	22154,24144
W076	DATA	29269,14733	W136 DATA	22005,24279
W077	DATA	29178,14912	W137 DATA	21856,24414
W078	DATA	29086,15091	W138 DATA	21706,24548
W079	DATA	28993,15269	W139 DATA	21555,24680
W080	DATA	28899,15447	W140 DATA	21403,24812
W081	DATA	28803,15624	W141 DATA	21250,24943
W082	DATA	28707,15800	W142 DATA	21097,25073
W083	DATA	28609,15976	W143 DATA	20943,25202
W084	DATA	28511,16151	W144 DATA	20788,25330
W085	DATA	28411,16326	W145 DATA	20632,25457
W086	DATA	28310,16500	W146 DATA	20475,25583
W087	DATA	28209,16673	W147 DATA	20318,25708
W088	DATA	28106,16846	W148 DATA	20160,25832

W149	DATA	20001,25956	W209 DATA	9319,31415
W150	DATA	19841,26078	W210 DATA	9126,31471
W151	DATA	19681,26199	W211 DATA	8933,31527
W152	DATA	19520,26319	W212 DATA	8739,31581
			W213 DATA	8546,31634
W153	DATA	19358,26439	W214 DATA	8351,31686
W154	DATA	19195,26557	W215 DATA	8157,31736
W155	DATA	19032,26674		
W156	DATA	18868,26790		7962,31786
W157	DATA	18703,26906	W217 DATA	7767,31834
W158	DATA	18538,27020	W218 DATA	7571,31881
W159	DATA	18372,27133	W219 DATA	7375,31927
W160	DATA	18205,27245	W220 DATA	7179,31972
W161	DATA	18037,27357	W221 DATA	6983,32015
W162	DATA	17869,27467	W222 DATA	6786,32057
W163	DATA	17700,27576	W223 DATA	6590,32098
W164	DATA	17531,27684	W224 DATA	6393,32138
W165	DATA	17360,27791	W225 DATA	6195,32177
W166	DATA	17190,27897	W226 DATA	5998,32214
W167	DATA	17018,28002	W227 DATA	5800,32250
W168	DATA		W228 DATA	5602,32285
		16846,28106	W229 DATA	5404,32319
W169	DATA	16673,28209	W230 DATA	5205,32352
W170	DATA	16500,28311	W231 DATA	5007,32383
W171	DATA	16326,28411		
W172	DATA	16151,28511	W232 DATA	4808,32413
W173	DATA	15976,28609	W233 DATA	4609,32442
W174	DATA	15800,28707	W234 DATA	4410,32470
W175	DATA	15624,28803	W235 DATA	4211,32496
W176	DATA	15447,28899	W236 DATA	4011,32521
W177	DATA	15269,28993	W237 DATA	3811,32545
W178	DATA	15091,29086	W238 DATA	3612,32568
W179	DATA	14912,29178	W239 DATA	3412,32590
W180	DATA	14733,29269	W240 DATA	3212,32610
W181	DATA	14553,29359	W241 DATA	3012,32629
W182	DATA	14372,29448	W242 DATA	2811,32647
W183	DATA	14191,29535	W243 DATA	2611,32664
W184	DATA	14010,29622	W244 DATA	2410,32679
W185	DATA	13828,29707	W245 DATA	2210,32693
W186	DATA	13645,29791	W246 DATA	2009,32706
	DATA		W247 DATA	1809,32718
W187		13462,29875	W248 DATA	1608,32728
W188	DATA	13279,29957	W249 DATA	1407,32738
W189	DATA	13095,30038	W250 DATA	1206,32746
W190	DATA	12910,30117		1005,32752
W191	DATA	12725,30196		
W192	DATA	12540,30274	W252 DATA	804,32758
W193	DATA	12354,30350	W253 DATA	603,32762
W194	DATA	12167,30425	W254 DATA	402,32765
W195	DATA	11980,30499	W255 DATA	201,32766
W196	DATA	11793,30572	W256 DATA	0,32767
W197	DATA	11605,30644	W257 DATA	-201,32766
W198	DATA	11417,30715	W258 DATA	-402,32765
W199	DATA	11228,30784	W259 DATA	-603,32762
W200	DATA	11039,30852	W260 DATA	-804,32758
W201	DATA	10850,30920	W261 DATA	-1005,32752
W202	DATA	10660,30986	W262 DATA	-1206,32746
W203	DATA	10469,31050	W263 DATA	-1407,32738
W204	DATA	10279,31114	W264 DATA	-1608,32728
W205	DATA		W265 DATA	-1809,32718
W205		10087,31176	W266 DATA	-2009,32706
	DATA	9896,31238	W267 DATA	-2210,32693
W207	DATA	9704,31298	W268 DATA	-2410,32679
W208	DATA	9512,31357	H200 DATA	2410,02019

	W273	DATA
	W274	DATA
	W275	DATA
	W276	DATA
	W277	DATA
	W278	DATA
	W279	DATA
	W280	DATA
	W281	DATA
	W282	DATA
	W283	DATA
	W284	DATA
	W285	DATA
	W286	DATA
	W287	DATA
	W288	DATA
	W289	DATA
	W290	DATA
	W291	DATA
	W292	DATA
	W293	DATA
4.	W294	DATA
F	W295	DATA
₫	W296	DATA
oje	W297	DATA
3	W298	DATA
en	W299	DATA
at	W300	DATA
<u>ō</u> .	W301	DATA
-	W302	DATA
ĭ,	W303	DATA
Ę	W304	DATA
ıst	W305	DATA
T	W306	DATA
2	W307	DATA
<u>.</u>	W308	DATA
4	W309	DATA
<u> </u>	W310	DATA
ai ar	W311	DATA
ısf	W312	DATA
g.	W312 W313	DATA
3	W314	DATA
≥	W315	DATA
<u> </u>	W316	DATA
¥.	W317	DATA
₽	W317 W318	DATA
<u> </u>	W319	
 \$	W319 W320	DATA
<u>Š</u> i	W320 W321	DATA
4. Implementation of Fast Fourier Transform Algorithms with the TMS		
E C	W322	DATA
<u></u>	W323	DATA
₹	W324	DATA
S	W325	DATA
32	W326	DATA
02	W327	DATA
0	W328	DATA

W269

W270

W271

W272

W273

DATA

DATA

DATA

DATA

DATA

-2611,32663	W329	DATA	-14191,29535
-2811,32647	W330	DATA	-14372,29448
-3012,32629	W331	DATA	-14553,29359
-3212,32610	W332	DATA	-14733,29269
-3412,32590	W333	DATA	-14912,29178
-3612,32568	W334	DATA	-15091,29086
-3811,32545	W335	DATA	-15269,28993
-4011,32521	W336	DATA	-15447,28899
-4210,32496	W337	DATA	-15624,28803
-4410,32470	W338	DATA	-15800,28707
-4609,32442	W339	DATA	-15976,28609
-4808,32413	W340	DATA	-16151,28511
-5007,32383	W341	DATA	-16326,28411
-5205,32352	W342	DATA	-16500,28310
-5404,32319	W343	DATA	-16673,28209
-5602,32285	W344	DATA	-16846,28106
-5800,32250	W345	DATA	-17018,28002
-5998,32214	W346	DATA	-17190,27897
-6195,32177	W347	DATA	-17360,27791
-6393,32138	W348	DATA	-17531,27684
-6590,32098	W349	DATA	-17700,27576
	W350	DATA	-17869,27467
-6786,32057 -6083,32015	W351	DATA	-18037,27357
-6983,32015 -7179,31972	W352	DATA	-18205,27245
	W353		
-7375,31927 7571,31991	W354	DATA DATA	-18372,27133
-7571,31881 -7573,31834	W355	DATA	-18538,27020 -18703,26906
-7767,31834 -7063,31786	W356	DATA	
-7962,31786			-18868,26790
-8157,31736	W357 W358	DATA	-19032,26674
-8351,31686 8546,31634	W359	DATA DATA	-19195,26557
-8546,31634	W360	DATA	-19358,26439
-8739,31581	W361	DATA	-19520,26319
-8933,31527 -0126,31471	W362	DATA	-19681,26199 -19841,26078
-9126,31471	W363	DATA	
-9319,31415 -9512,31357	W364	DATA	-20001,25956 -20160,25832
	W365	DATA	-20318,25708
-9704,31298 -9896,31338	W366	DATA	-20475,25583
-9896,31238 -10087,31176	W367	DATA	-20632,25457
-10087,31176 -10279,31114	W368	DATA	-20788,25330
-10469,31050	W369	DATA	-20943,25202
-10660,30986	W370	DATA	-21097,25073
-10850,30920	W371	DATA	-21250,24943
-11039,30852	W372	DATA	-21403,24812
-11228,30784	W373	DATA	-21555,24680
-11417,30715	W374	DATA	-21706,24548
-11605,30644	W375	DATA	-21856,24414
-11793,30572	W376	DATA	-22005,24279
-11980,30499	W377	DATA	-22154,24144
-12167,30425	W378	DATA	-22302,24007
-12354,30350	W379	DATA	-22449,23870
-12540,30274	W380	DATA	-22595,23732
-12725,30196	W381	DATA	-22740,23593
-12910,30117	W382	DATA	-22884,23453
-13095,30037	W383	DATA	-23028,23312
-13279,29957	W384	DATA	-23170,23170
-13279,29957 -13462,29875	W385	DATA	-23170,23170
	W386	DATA	
-13645,29791 -13828,29707	W387	DATA	-23453,22884 -23593,22740
-14010,29622	W388	DATA	-23732,22595
17010,67066	m300	PALA	23132,22373

4	W389	DATA	-23870,22449	W449	DATA	-30350,12354
	W390	DATA	-24007,22302	W450	DATA	-30425,12167
⋾	W391	DATA	-24144,22154	W451	DATA	-30499,11980
굦	W392	DATA	-24279,22005	W452	DATA	-30572,11793
Implementation of	W393	DATA	-24414,21856	W453	DATA	-30644,11605
2	W394	DATA	-24548,21706	W454	DATA	-30715,11417
藍	W395	DATA	-24680,21555	W455	DATA	-30784,11228
<u>6</u> .	W396	DATA	-24812,21403	W456	DATA	-30852,11039
=	W397	DATA	-24943,21250	W457	DATA	-30920,10850
읔,	W398	DATA	-25073,21097	W458	DATA	-30985,10660
Fast Fourier	W399	DATA	-25202,20943	W459	DATA	-31050,10469
S	W400	DATA	-25330,20788	W460	DATA	-31114,10279
וצי	W401	DATA	-25457,20632	W461	DATA	-31176,10087
윤	W402	DATA	-25583,20475	W462	DATA	-31238,9896
₹.	W403	DATA	-25708,20318	W463	DATA	-31298,9704
4	W404	DATA	-25832,20160	W464	DATA	-31357,9512
Transform Algorithms with the TMS32020	W405	DATA	-25956,20001	W465	DATA	-31415,9319
曾	W406	DATA	-26078,19841	W466	DATA	-31471,9126
S.	W407	DATA	-26199,19681	W467	DATA	-31527,8933
3	W408	DATA	-26319,19520	W468	DATA	-31581,8739
3	W409	DATA	-26439,19358	W469	DATA	-31634,8546
≥	W410	DATA	-26557,19195	W470	DATA	-31686,8351
9	W411	DATA	-26674,19032	W471	DATA	-31736,8157
Ħ.	W412	DATA	-26790,18868	W472	DATA	-31786,7962
돧	W413	DATA	-26906,18703	W473	DATA	-31834,7767
젊	W414	DATA	-27020,18538	W474	DATA	-31881,7571
•	W415	DATA	-27133,18372	W475	DATA	-31927,7375
È	W416	DATA	-27245,18205	W476	DATA	-31972,7179
=	W417	DATA	-27357,18037	W477	DATA	-32015,6983
중	W418	DATA	-27467,17869	W478	DATA	-32057,6786
-	W419	DATA	-27576,17700	W479	DATA	-32098,6589
ΖÍ	W420	DATA	-27684,17530	W480	DATA	-32138,6393
S	W421	DATA	-27791,17360	W481	DATA	-32177,6195
8	W422	DATA	-27897,17190	W482	DATA	-32214,5997
ಜ	W423	DATA	-28002,17018	W483	DATA	-32250,5800
_	W424	DATA	-28106,16846	W484	DATA	-32285,5602
	W425	DATA	-28209,16673	W485	DATA	-32319,5404
	W426	DATA	-28311,16500	W486	DATA	-32352,5205
	W427	DATA	-28411,16326	W487	DATA	-32383,5007
	W428	DATA	-28511,16151	W488	DATA	-32413,4808
	W429	DATA	-28609,15976	W489	DATA	-32442,4609
	W430	DATA	-28707,15800	W490	DATA	-32470,4410
	W431	DATA	-28803,15624	W491	DATA	-32496,4210
	W432	DATA	-28899,15447	W492	DATA	-32521,4011
	W433	DATA	-28993,15269	W493	DATA	-32545,3811
	W434	DATA	-29086,15091	W494	DATA	-32568,3612
	W435	DATA	-29178,14912	W495	DATA	-32590,3412
	W436	DATA	-29269,14733	W496	DATA	-32610,3212
	W437	DATA	-29359,14553	W497	DATA	-32629,3012
	W438	DATA	-29448,14372	W498	DATA	-32647,2811
	W439	DATA	-29535,14191	W499	DATA	-32664,2611
	W440	DATA	-29622,14010	W500	DATA	-32679,2410
	W441	DATA	-29707,13828	W501	DATA	-32693,2210
	W442	DATA	-29791,13645	W502	DATA	-32706,2009
	W443	DATA	-29875,13462	W503	DATA	-32718,1809
	W444	DATA	-29957,13279	W504	DATA	-32728,1608
	W445	DATA	-30038,13095	W505	DATA	-32738,1407
	W446	DATA	-30117,12910	W506	DATA	-32746,1206
7	W447	DATA	-30196,12725	W507	DATA	-32752,1005
143	W448	DATA	-30274,12540	W508	DATA	-32758,804

-32762,603 -32765,402 -32766,201

DATA DATA

DATA NOP END

W509 W510

W511 DONE

## APPENDIX E

X28

X29

EQU 568

EQU 570

```
IDT 'S4FFT256'
    COOLEY-TUKEY RADIX-4, DIF FFT PROGRAM - 256-POINT STRAIGHT-LINE.
       FOUR STAGES OF THREE TYPES RADIX-4 BUTTERFLIES -
       ZERO, SPECIAL, AND NORMAL - IMPLEMENTED WITH MACROS.
       COMPLEX INPUT DATA LOCATED ON PAGES 4-7 OF DATA MEMORY.
       RESULTS ARE LEFT IN DATA RAM.
       USES 13-BIT COEFFICIENTS FROM MPYK INSTRUCTIONS.
       INTERMEDIATE VALUES ARE SCALED BY 1/4 AT EACH STAGE TO PREVENT
       OVERFLOW.
****************************
* DATA MEMORY ALLOCATION.
*********************
                   * FFT LENGTH
T1
     EQU 96
                   * TEMPORARY LOCATIONS ADDRESSED
T2
     EQU 97
                   * BY AUXILIARY REGISTERS.
ХO
      EQU 512
X1
      EOU 514
X2
      EQU 516
хз
      EQU 518
X4
      EQU
         520
X5
      EOU
         522
Х6
      EQU
         524
X7
      EQU
          526
X8
      EQU
         528
Х9
      EOU
          530
X10
      EQU
          532
X11
      EQU
         534
X12
      EOU
          536
X13
      EQU
          538
X14
      EQU
          540
X15
      EQU
         542
X16
      EQU
          544
X17
      EQU
          546
X18
      EQU
          548
X19
      EQU
          550
X20
      EQU
          552
X21
          554
      EQU
X22
      EQU
         556
X23
      EOU
          558
X24
      EQU
         560
X25
      EQU 562
X26
      EOU 564
X27
      EOU
         566
```

256-POINT, RADIX-4 DIF FFT IMPLEMENTATION

APPENDIX

4. Implementation of Fast Fourier Transform Algorithms with the TMS32020

X30	EOU	572
X31		574
	EQU	
X32	EQU	576
X33	EQU	578
X34	EOU	580
X35	EOU	582
	- 4	
X36	EQU	584
X37	EQU	586
X38	EQU	588
X39	EQU	590
X40	EQU	592
		594
X41	EQU	
X42	EQU	596
X43	EQU	598
X44	EQU	600
X45	EQU	602
X46		604
	EQU	
X47	EQU	606
X48	EQU	608
X49	EQU	610
X50	EQU	612
X51		
	EQU	614
X52	EQU	616
X53	EQU	618
X54	EQU	620
X55	EQU	622
X56		624
	EQU	
X57	EQU	626
X58	EQU	628
X59	EQU	630
X60	EQU	632
X61	ΕQU	634
		634
X62	EQU	636
X63	EQU	638
X64	EQU	640
X65	EQU	642
X66	EÕU	644
X67	EQU	646
X68	EQU	648
X69	EQU	650
X70	EQU	652
X71	EQU	654
X72	EQU	656
X73	EQU	658
X74	EQU	660
X75	EQU	662
X76	EQU	664
X77	EQU	666
X78	EQU	668
X79		
	EQU	670
X80	EQU	672
X81	EQU	674
X82	EQU	676
X83	EQU	678
X84		680
	EQU	
X85	EQU	682
X86	EQU	684
X87	EQU	686
X88	EQU	688
X89	EQU	690
VO2	£ŽΩ	050

X90	EQU	692
X91	EQU	694
X92	EQU	696
X93		698
	EQU	
X94	EQU	700
X95	EQU	702
X96	EQU	704
X97	EOU	706
X98	EQU	708
X99	EQU	710
X100	EQU	712
X101	EQU	714
X102	EQU	716
X103	EQU	718
X104	EQU	720
X105	EQU	722
X106	EQU	724
X107	EQU	726
X108	EQU	728
X109	EOU	730
X110	EQU	732
X111	EQU	734
X112	EQU	736
X113	EQU	738
X114	EOU	740
X115		742
	EQU	
X116	EQU	744
X117	EQU	746
X118	EQU	748
X119	EOU	750
X120	EOU	752
X121		754
	EQU	
X122	EQU	756
X123	EQU	758
X124	EQU	760
X125	EQU	762
X126	EQU	764
X127		766
	EQU	
X128	EQU	768
X129	EQU	770
X130	EQU	772
X131	EQU	774
X132	EQU	776
X132		778
	EQU	
X134	EQU	780
X135	EQU	782
X136	EQU	784
X137	EQU	786
X138	EQU	788
X139		790
	EQU	
X140	EQU	792
X141	EQU	794
X142	EQU	796
X143	EQU	798
X144	EQU	800
X145	EQU	
		802
X146	EQU	804
X147	EQU	806
X148	EQU	808
X149	EQU	810
-		

X150	EQU	812
X151	EOU	814
X152	EOU	816
X153	EOU	818
X154	EQU	820
X155	EQU	822
X156	EQU	824
X157	EQU	826
X158	EQU	828
X159	EQU	830
X160	EQU	832
X161	EQU	834
X162	EOU	836
X163	EQU	838
X164	EQU	840
X165	EQU	842
X166	EQU	844
X167	EQU	846
X168	EQU	848
X169	EQU	850
X170	EOU	852
X171	EOU	854
X172	EQU	856
X172		858
	EQU	
X174	EQU	860
X175	EQU	862
X176	EQU	864
X177	EQU	866
X178	EQU	868
X179	EOU	870
X180	EQU	872
X181	EQU	874
X182	EQU	876
X182	EQU	878
X184	EQU	880
X185	EQU	882
X186	EQU	884
X187	EQU	886
X188	EQU	888
X189	EQU	890
x190	EQU	892
X191	EQU	894
X192	EOU	896
X193	EQU	898
X194	EOU	900
X195		
	EQU	902
X196	EQU	904
X197	EQU	906
X198	EQU	908
X199	EQU	910
X200	EQU	912
X201	EQU	914
X202	EQU	916
X203	EQU	918
X204	EOU	920
X205	EQU	922
X205	EQU	924
X207	EQU	926
X208	EQU	928
X209	EQU	930

```
EQU 932
EQU 934
EQU 936
X210
X211
X212
            EQU 938
EQU 940
EQU 942
X213
X214
X215
X216
            EQU 944
EQU 946
X217
X218
            EQU 948
EQU 950
EQU 952
X219
X220
           EQU 952
EQU 954
EQU 958
EQU 960
EQU 962
EQU 964
EQU 966
EQU 968
EQU 970
X221
X222
X223
X224
X225
X226
X227
X228
X229
X230
            EQU 972
EQU 974
X231
           EQU 974
EQU 976
EQU 978
EQU 980
EQU 982
EQU 984
EQU 986
EQU 988
X232
X233
X234
X235
X236
X237
X238
           EQU 990
EQU 992
EQU 994
X239
X240
X241
           EQU 996
EQU 998
EQU 1000
X242
X243
X244
           EQU 1002
EQU 1004
EQU 1006
X245
X246
X247
            EQU 1008
X248
            EQU 1010
EQU 1012
X249
X250
X251
            EQU 1014
           EQU 1016
EQU 1018
X252
X253
X254 EQU 1020
X255 EQU 1022
* TABLE WITH COSINES
C0
C1
C2
C3
          EQU 4095
EQU 4094
EQU 4090
          EQU
EQU
                   4084
                   4075
C4
C5
C6
C7
C8
C9
                  4064
          EQU
                   4051
          EQU 4035
EQU 4016
EQU 3996
EQU 3972
```

C10

4. Implementation of Fast Fourier Transform Algorithms with the TMS32020

C11 C12 C13 C14	EQU EQU EQU	3947 3919 3888 3850
C15 C16	EQU EQU	3821 3783
C17	EQU	3744
C18 C19	EQU	3702 3658
C20	EQU EQU	3611
C21	EQU	3563
C22 C23	EQU	3512 3460
C24	EQU	3405
C25 C26	EQU	3348
C27	EQU EQU	3289 3228
C28	EQU	3165
C29 C30	EQU EQU	3101 3034
C31	EQU	2966
C32	EQU	2896
C33 C34	EQU EQU	282 <b>4</b> 2750
C35	EQU	2675
C36	EQU	2598 2519
C37 C38	EQU	2439
C39	EQU	2358
C40 C41	EQU EQU	2275 2191
C42	EQU	2105
C43	EQU	2018
C44 C45	EQU EQU	1930 1841
C46	EQU	1751
C47 C48	EQU	1659 1567
C48	EQU EQU	1474
C50	EQU	1380
C51 C52	EQU EQU	1285 1189
C53	EQU	1092
C54	EQU	995
C55 C56	EQU EQU	897 799
C57	EQU	700
C58 C59	EQU EQU	601 501
C60	EQU	401
C61	EQU	301
C62 C63	EQU	201 100
C64	EQU	0
C65 C66	EQU	-99 -200
C67	EQU	-300
C68	EQU	-400
C69 C70	EQU	-500 -600
2,0	550	000

C71 C72 C73 C74 C75 C76 C77 C78 C79 C80 C81 C82 C83 C84 C85 C86 C87 C92 C93 C94 C95 C95 C95 C96 C97 C97 C98 C97 C98 C98 C99 C99 C99 C99 C99 C99 C99 C99	EQU DESCRIPTION OF SECULAR SEC	-699 -798 -798 -896 -994 -11091 -1128 -1128 -11506 -1658 -1658 -1658 -1658 -1658 -1250 -1292 -2017 -21190 -2219 -2219 -2219 -2257 -2438 -2591 -25918 -25918 -25918 -25918 -2593 -3100 -3100 -3128 -3288 -3347 -3464 -3459
C91	EQU	-2518
C94	EQU	-2749
	EQU	-2965
		-3033 -3100
C100	EQU	-3164
		-3227
C103	EQU	-3347
		-3404
C105	EQU	-3511
C107 C108	EQU	-3562 -3610
C108	EQU	-3657
C110	EQU	-3701
C111 C112	EQU	-3743 -3782
C113	EQU	-3820
C114 C115	EQU	-3855 -3887
C116	EQU	-3918
C117 C118	EQU	-3946 -3971
C119	EQU	-3995
C120 C121	EQU	-4015 -4034
C122	EQU	-4050
C123 C124	EQU	-4063 -4074
C124	EQU EQU	-4074 -4083
C126	EQU	-4089
C127 C128	EQU EQU	-4093 -4094
C129	EQU	-4093
C130	EQU	-4089

C190 EQU -200

C191 EQU -99 C192 EQU 0 EQU C193 C194 EQU 201 C195 EQU 301 C196 EQU 401 C197 EQU 501 C198 EQU 601 C199 EQU 700 C200 EQU 799 C201 EQU 897 C202 EQU 995 C203 EQU 1092 C204 EQU 1189 C205 EQU 1285 C206 EQU 1380 C207 EQU 1474 C208 EQU 1567 C209 EQU 1659 C210 EQU 1751 C211 EQU 1841 C212 EQU 1930 C213 EQU 2018 C214 EQU 2105 C215 EQU 2191 C216 EQU 2275 C217 EQU 2358 C218 EQU 2439 C219 EQU C220 EQU 2519 2598 C221 EQU 2675 C222 EQU 2750 C223 EQU 2824 C224 EQU 2896 C225 EQU 2966 C226 EQU 3034 C227 EQU 3101 C228 EQU 3165 C229 EQU 3228 C230 EQU 3289 C231 EQU 3348 C232 EQU 3405 C233 EQU 3460 C234 EQU 3512 C235 EQU 3563 C236 EQU 3611 C237 EQU 3658 C238 EQU 3702 C239 EQU 3744 C240 EQU 3783 C241 EQU 3821 C242 EQU 3856 C243 EQU 3888 C244 EQU 3919 C245 EQU 3947 C246 EQU 3972 C247 EQU 3996 C248 EQU 4016 C249 EQU 4035

C250 EQU 4051

C251	EQU	4064	S52	EQU	3919
C252	EQU	4075	S53	EQU	3947
253	EQU	4084	S54	EQU	3972
254	EQU	4090	S55	EQU	3996
C255	EQU	4094	S56	EQU	4016
*			S57	EQU	4035
	BLE W	ITH SINES	\$58	EQU	4051
*		_	S59	EQU	4064
50	EQU	0	560	EQU	4075
S1	EQU	100	S61	EQU	4084
S2	EQU	201	S62 S63	EQU	4090
S3	EQU	301		EQU	4094 4095
S4	EQU	401	S64 S65	EQU	4095
S5	EQU	501	S66	EQU	4094
56 	EQU	601	S67	EQU	4084
S7	EQU	700	S68	EQU	4075
58 S9	EQU	799 897	S69	EQU	4064
	EQU		\$70 \$70	EQU	4051
S10 S11	EQU	995 1092	S71	EQU	4035
S12	EQU	1189	S72	EQU	4016
S13	EQU	1285	\$73	EQU	3996
S14	EQU	1380	\$74	EQU	3972
S15	EQU	1474	S75	EQU	3947
S16	EQU	1567	S76	EQU	3919
517	EQU	1659	S77	EQU	3888
S18	EQU	1751	S78	EQU	3856
S19	EQU	1841	579	EQU	3821
520	EQU	1930	S80	EQU	3783
S21	EQU	2018	S81	EQU	3744
<b>S22</b>	EQU	2105	S82	EQU	3702
S23	EQU	2191	S83	EQU	3658
S24	EQU	2275	S84	EQU	3611
S25	EQU	2358	. S85	EQU	3563
S26	EQU	2439	586	EQU	3512
S27	EQU	2519	587	EQU	3460
S28	EQU	2598	S88	EQU	3405
S29	EQU	2675	S89	EQU	3348
S30	EQU	2750	S90	EQU	3289
531	EQU	2824	S91	EQU	3228
532	EQU	2896	S92	EQU	3165
S33	EQU	2966	S93 S94	EQU	3101
S34	EQU	3034	59 <del>4</del> S95	EQU	3034 2966
S35	EQU	3101	595 S96	EQU EQU	2896
536	EQU	3165	576 S97	EQU	282 <b>4</b>
S37	EQU	3228	597 598	EQU	2750
S38 S39	EQU	3289 3348	599	EQU	2675
540	EQU		\$100	EQU	2598
540 541	EQU	3405 3460	\$101	EQU	2519
S42	EQU	3512	\$102	EQU	2439
543	EQU	3563	\$103	EQU	2358
544	EQU	3611	S104	EQU	2275
S45	EQU	3658	\$105	EQU	2191
S46	EQU	3702	\$106	EQU	2105
547	EQU	3744	\$107	EQU	2018
S48	EQU	3783	\$108	EQU	1930
549	EQU	3821	\$109	EÕU	1841
S50	EQU	3856	\$110	EQU	1751
S51	EQU	3888	S111	EQU	1659
				-	

S112	EQU	1567
S113	EQU	1474
S114	EQU	1380
S115	EQU	1285
S116		1189
S117		1092
5118		995
S119		897
S120		799
S121		700
5122		601
S123		501
S124	•	401
S125		301
S126		201
S127		100
S128 S129		0 -99
		-99 -200
S130 S131		-300
S132		-400
S132		-500
S134		-600
S135		-699
S136		-798
S137		-896
5138		-994
S139		-1091
S140		-1188
S141		-1284
S142		-1379
S143	EQU	-1473
\$144	EQU	-1566
S145	EQU	-1658
S146	EQU	-1750
S147		-1840
S148		-1929
S149		-2017
S150		-2104
S151		-2190
S152		-2274
S153		-2357
S154		-2438
S155		-2518
\$156		-2597
S157		-2674 -2749
S158 S159		-2823
S160		-2895
S161		-2965
S162		-3033
5163		-3100
S164		-3164
S165		-3227
S166		-3288
S167		-3347
S168		-3404
S169		-3459
S170	EQU	-3511
S171		-3562

S172	EQU	-3610
S173	EQU	-3657
S174	EQU	-3701
S175	EQU	-3743
S176	EQU	-3782
S177	EQU	-3820
S178	EQU	-3855
S179	EQU	-3887
S180	EQU	-3918
S181	EQU	-3946
		-3946 -3971 -3995
5182	EQU	-39/1
S183	EQU	-3995
S184	EQU	-4015
S185	EOU	-4034
S186	EQU	-4050
5187	EQU	-4063
S188	EQU	-4074
S189	EQU	-4083
S190	EQU	-4089
S191	EQU	-4093
5192	EQU	-4094
5193	EQU	-4093
S194	EQU	-4089
S195	EQU	-4083
S196	EQU	4074
		-40/4
S197	EQU	-4063
S198	EQU	-4050
5199	EQU	-4034
S200	EQU	-4015
S201	EÕU	-3995
5202	EQU	-3971
5202		3971
	EQU	-3946 -3918
S204	EQU	-3918
S205	EQU	-3887
S206	EQU	-3855
S207	EQU	-3820
5208	EQU	- 2702
S209	EQU	-3743
		-3701
S210	EQU	-3/01
S211	EQU	-3657
S212	EQU	-3610
5213	EQU	-3562
5214	EQU	
S215		-3511 -3459
	EQU	-3459
S216	EQU	-3404
S217	EQU	-3347
S218	EQU	-3288
S219	EQU	-3227
S220	EQU	-3164
S221	EQU	-3100
<b>S222</b>	EQU	-3033
<b>S223</b>	EQU	-2965
S224	EQU	-2895
S225	EQU	-2823
5226	EQU	-2749
S227	EQU	-2674
S228	EQU	-2597
S229	EQU	-2518
S230	EQU	-2438
S231	EQU	-2357
	-23	

```
S232 EQU -2274
                                                                                             SACH T1
                                                                                                                    \star T1 = (1/4)(XI - XI2)
S233 EOU -2190
                                                                                             ADD *.15.AR1
                                                                                                                    * R1 (ACC) = (1/4)(XI + XI2)
S234 EOU -2104
                                                                                             SUB *.14.AR2
                                                                                                                    * (1/4)XI1
S235 EOU -2017
                                                                                             SACH *0-.0.AR1
                                                                                                                    * XI2 = R1 - (1/4)XI1
S236 EQU -1929
                                                                                             ADD *+,15,AR2
                                                                                                                    * (1/2)XII
S237 EQU -1840
                                                                                             SACH *+,0,AR1
                                                                                                                    *XI = R1 + (1/4)XI1
S238 EQU -1750
S239 EQU -1658
                                                                                             LAC +0+
                                                                                                                    * YII
                                                                                             ADD +0-
S240 EOU -1566
                                                                                                                    * YI3
S241 EOU -1473
                                                                                             SACL *0+
                                                                                                                    * YI1 = YI1 + YI3
S242 EQU -1379
                                                                                             SUB *,1
                                                                                                                    * YI3
S243 EQU -1284
                                                                                             SACL *0-.0.AR2
                                                                                                                    * YI3 = YI1 - YI3
S244 EQU -1188
                                                                                             LAC +0+.14
                                                                                                                    * (1/4)YI
S245 EQU
                                                                                             SUB *,14
          -1091
                                                                                                                    * (1/4)YI2
S246 EQU -994
                                                                                             SACH T2
                                                                                                                    * T2 = (1/4)(YI - YI2)
S247 EQU -896
                                                                                             ADD *,15,AR1
                                                                                                                   * S1 (ACC) = (1/4)(YI + YI2)
S248 EOU -798
                                                                                             SUB *.14.AR2
                                                                                                                    * (1/4)YI1
                                                                                             SACH *0-,0,AR1
S249 EOU -699
                                                                                                                    * YI2 = S1 - (1/4)YI1
S250 EQU -600
                                                                                             ADD +0+,15,AR2
                                                                                                                   * (1/2)YI1
S251 EQU -500
                                                                                             SACH *+.0.AR1
                                                                                                                    \star YI = S1 + (1/4)YI1, POINT TO NEXT XI
S252 EOU -400
S253 EOU -300
                                                                                             ZALH T1
S254 EOU -200
                                                                                             ADD +0-.14
                                                                                                                    * (1/4)YI3
S255 EOU -99
                                                                                             MAR *-
                                                                                                                    * POINT TO XII
                                                                                             SACH *+
                                                                                                                   * XII = T1 + (1/4)YI3
                                                                                             MAR +0+
                                                                                                                   * POINT TO YI3
                                                                                             SUB *-.15
       PAGE
                                                                                                                   * (1/2)YI3
                                                                                             SACH T1
                                                                                                                   \star T1 = T1 - (1/4)YI3
                                                                                             ZALH T2
    COOLEY-TUKEY RADIX-4, DIF FFT PROGRAM - 256-POINT STRAIGHT-LINE.
                                                                                             ADD *+.14
                                                                                                                   * (1/4)XI3
                                                                                             SACH *-
                                                                                                                   * YI3 = T2 + (1/4)XI3
       FOUR STAGES OF THREE TYPES RADIX-4 BUTTERFLIES -
                                                                                             SUB *,15
                                                                                                                   * (1/2)XI3
       ZERO, SPCIAL, AND NORMAL - IMPLEMENTED WITH MACROS.
                                                                                             LAR AR3.T1
                                                                                                                   * AR3 = T1
       COMPLEX INPUT DATA LOCATED ON PAGES 4-7 OF DATA MEMORY.
                                                                                             SAR AR3.*+
                                                                                                                   * XI3 = T1
       RESULTS ARE LEFT IN DATA RAM.
                                                                                             MAR *0-
                                                                                                                    * POINT TO YII
       USES 13-BIT COEFFICIENTS FROM MPYK INSTRUCTIONS.
                                                                                             SACH *+
                                                                                                                    \star YII = T2 - (1/4)XI3 , POINT TO NEXT XII
       INTERMEDIATE VALUES ARE SCALED BY 1/4 AT EACH STAGE TO PREVENT
                                                                                      *****************************
**********************
                                                                                     * NORMAL - STANDARD RADIX-4 BUTTERFLY.
* MACROS TO PRODUCE STRAIGHT-LINE 256-POINT COMPLEX FFT.
                                                                                     * X'S AND Y'S ARE INPUT AND OUTPUT LOCATIONS FOR BUTTERFLY.
*********************************
                                                                                     * IA'S SPECIFY TWIDDLE FACTOR LOCATIONS.
                                                                                     * ENTER WITH ARP = 1, AR1 --> XI1, AR2 --> XI, AR0 = [XI3] - [XI1]
                                                                                     * EXIT WITH ARP = 1, AR1 --> NEXT XI1, AR2 --> NEXT XI
* ZERO FOR CASE W = 1 (THETA = 0).
* X'S AND Y'S ARE INPUT AND OUTPUT LOCATIONS FOR BUTTERFLY.
                                                                                     NORMAL SMACRO IA1, IA2, IA3
  ENTER WITH ARP = 1, AR1 --> XII, AR2 --> XI, AR0 = [XI3]-[XI1]
  EXIT WITH ARP = 1, AR1 --> NEXT XI1, AR2 --> NEXT XI
                                                                                             LAC +0+
                                                                                                                    * XI1
                                                                                             ADD +O-
                                                                                                                    * XI3
ZERO
                                                                                             SACL *0+
                                                                                                                    * XI1 = XI1 + XI3
       SMACRO
                                                                                             SUB *.1
                                                                                                                    * XI3
                                                                                             SACL *0-.0.AR2
       LAC +0+
                              * XI1
                                                                                                                    \star XI3 = XI1 - XI3
                                                                                             LAC +0+,14
       ADD +0-
                              * XI3
                                                                                                                   * (1/4)XI
                                                                                             SUB *,14
                                                                                                                   * (1/4)XI2
       SACL *0+
                              \star XI1 = XI1 + XI3
       SUB *.1
                              * XI3
                                                                                             SACH T1
                                                                                                                   \star T1 = (1/4)(XI - XI2)
                                                                                             ADD *.15.AR1
       SACL *0-,0,AR2
                              * XI3 = XI1 - XI3
                                                                                                                   \star R1 (ACC) = (1/4)(XI + XI2)
       LAC +0+,14
                              * (1/4)XI
                                                                                             SUB *,14,AR2
                                                                                                                    * (1/4)XI1
                                                                                             SACH *0-,0,AR1
                                                                                                                    * XI2 = R1 - (1/4)XI1
       SUB *,14
                              * (1/4)XI2
```

```
MPYK C: IA3:
       ADD ++.15.AR2
                               * (1/2)XI1
                                                                                                 LTP T1
                                                                                                                         * T1
                               *XI = R1 + (1/4)XI1
       SACH *+,0,AR1
                                                                                                 MPYK S:IA3:
                                                                                                                         * SI3 * T1
                                                                                                 LTS *+.AR1
                                                                                                                         * SPAC. POINT TO NEXT XI. (LT = DUMMY OP)
       LAC +0+
                               * YI1
                                                                                                 SACH *+,4
                                                                                                                         * YI3 = T2*C03 - T1*SI3
       ADD +0-
                               * YI3
                                                                                                 MAR +0-
                                                                                                                         * POINT TO NEXT XII
       SACL *0+
                               \star YI1 = YI1 + YI3
       SUB *,1
                               * YI3
                                                                                                 SEND
       SACL *0-,0,AR2
                               * YI3 = YI1 - YI3
                                                                                         ******************
       LAC +0+.14
                               * (1/4)YI
       SUB *.14
                               * (1/4)YI2
                                                                                         * SPCIAL FOR CASE THETA = pi/4
                               \star T2 = (1/4)(YI - YI2)
       SACH T2
                               * S1 (ACC) = (1/4)(YI + YI2)
       ADD *,15,AR1
                                                                                         * X'S AND Y'S ARE INPUT AND OUTPUT LOCATIONS FOR BUTTERFLY.
       SUB *.14.AR2
                               * (1/4)YI1
                                                                                         * ENTER WITH ARP = 1, AR1 --> XI1, AR2 --> XI, AR0 = [XI3] - [XI1]
       SACH +0-,0,AR1
                               * YI2 = S1 - (1/4)YI1
                                                                                          * EXIT WITH ARP = 1. AR1 --> NEXT XII. AR2 --> NEXT XI
       ADD +0+,15,AR2
                               * (1/2)YI1
                                \star YI = S1 + (1/4)YI1. POINT TO YI2
       SACH *0+,0,AR1
                                                                                         SPCIAL $MACRO
*
       ZALH T1
                                                                                                 LAC +0+.14
                                                                                                                         * (1/4)XI1
       ADD +0-,14
                               * (1/4)YI3
                                                                                                 ADD +0-.14
                                                                                                                         * (1/4)XI3
                               * POINT TO XII
       MAR *-
                                                                                                 SACH +0+
                                                                                                                         \star XI1 = (1/4)(XI1 + XI3)
       SACH *+
                               * XI1 = T1 + (1/4)YI3
                                                                                                 SUB *,15
                                                                                                                         * (1/2)XI3
       MAR +0+
                               * POINT TO YIS
                                                                                                 SACH *+
                                                                                                                         * XI3 = (1/4)(XI1 - XI3)
       SUB *-.15
                               * (1/2)YI3
       SACH T1
                               * T1 = T1 - (1/4)YI3
                                                                                                 LAC +0-.14
                                                                                                                         * (1/4)YI3
       ZALH T2
                                                                                                 ADD *.14
                                                                                                                         * (1/4)YI1
       ADD *,14
                               * (1/4)XI3
                                                                                                 SACH +0+
                                                                                                                         * YI1 = (1/4)(YI1 + YI3)
       SACH T2
                               * T2 = T2 + (1/4)XI3
                                                                                                 SUB *,15
                                                                                                                         * (1/2)YI3
       SUB *+,15
                               * (1/2)XI3, POINT TO YI3
                                                                                                 SACH +0-.0.AR2
                                                                                                                         * YI3 = (1/4)(YI1 - YI3), POINT TO YI1
       MAR +0-
                               * POINT TO YII
                                                                                         *
       SACH *
                               * YI1 = T2 - (1/4)XI3
                                                                                                 LAC *0+,14
                                                                                                                         * (1/4)XI
*
                                                                                                 ADD +0-,14
                                                                                                                         * (1/4)XI2
       LT *-
                               * YI1
                                                                                                 SACH +0+
                                                                                                                         \star XI = (1/4)(XI + XI2)
       MPYK C: IA1:
                               * CO1 * YI1
                                                                                                 SUB *,15
                                                                                                                         * (1/2)XI2
                               * XII
       LTP *+
                                                                                                 SACH *+
                                                                                                                         * XI2 = (1/4)(XI - XI2)
       MPYK S.TA1.
                               * SI1 * XI1
       LTS *
                               * YI1
                                                                                                 LAC +0-,14
                                                                                                                         * (1/4)YI2
                               * YI1 = YI1*CO1 - XI1*SI1
       SACH *-.4
                                                                                                 ADD *,14
                                                                                                                         * (1/4)YI
       MPYK S:IA1:
                               * SI1 * YI1
                                                                                                 SACH +0+
                                                                                                                         \star YI = (1/4)(YI + YI2)
       LTP *,AR2
                               * XII
                                                                                                 SUB *.15
                                                                                                                         * (1/2)YI2
                               * CO1 * XI1
       MPYK C: IA1:
                                                                                                 SACH *0-
                                                                                                                         \star YI2 = (1/4)(YI - YI2), POINT TO YI
       LTA *- AR1
                               * YI2
       SACH +0+,4,AR2
                               * XII = YII*SII + XII*CO1, POINT TO XI3
                                                                                                 LAC *.0.AR1
                                                                                                                         * YI
                                                                                                 ADD *,0,AR2
                                                                                                                         * YI1
       MPYK C:IA2:
                               * CO2 * YI2
                                                                                                                         * YI = YI + YI1
                                                                                                 SACL *-.0.AR1
       LTP *+
                               * XI2
                                                                                                 SUB *-.1
                                                                                                                         * 2 YI1
       MPYK S:IA2:
                               * SI2 * XI2
                                                                                                 SACL T2
                                                                                                                         \star T2 = YI - YI1
       LTS *
                               * YI2
                                                                                                 LAC +0+,0,AR2
                                                                                                                         * XII, POINT TO XI3
       SACH *- .4
                               * YI2 = YI2*CO2 - XI2*SI2
                                                                                                 SUB *
                                                                                                                         * XI
       MPYK S:IA2:
                               * SI2 * YI2
                                                                                                 SACL T1
                                                                                                                         \star T1 = XI1 - XI
       LTP *
                               * XI2
                                                                                                 ADD *,1
                                                                                                                         * 2 XI
       MPYK C:IA2:
                               * CO2 * XI2
                                                                                                 SACL +0+
                                                                                                                         * XI = XI1 + XI, POINT TO XI2
       LTA T1
                               * T1
       SACH +0-.4
                               * XI2 = YI2*SI2 + XI2*CO2
                                                                                                 LT *+ AR1
                                                                                                                         * XT2
       MAR *+ AR1
                                                                                                 MPYK C32
*
                                                                                                 MAR *+
       MPYK C: IA3:
                               * CO3 * T1
                                                                                                                         + VI3
                                                                                                 LTP *
       LTP T2
                               * T2
                                                                                                 MPYK C32
                               * SI3 * T2
       MPYK S:IA3:
                                                                                                 SPAC
       APAC
                                                                                                 SACH *-.4
                                                                                                                         * YI3 = (XI2-YI3)*C32
       SACH *+.4.AR2
                               * XI3 = T1*C03 + T2*SI3
```

\* CO3 \* T2

```
APAC
                                                                               ******************
       LTA +0-
                           * XI3
                                                                                    AORG 0
       SACH +0+,4,AR2
                           \star XI1 = (XI2+YI3)\starC32
                                                                                        32
       MPYK C32
                                                                                    AORG 32
                                                                               FF256 LDPK 0
       LTP *, AR1
                           * YI2
                                                                                                           * STORE ALL TEMPORARY VARIABLES IN B2.
       MPYK C32
                                                                                    SOVM
       APAC
                                                                                    SSXM
       SACH +0-.4
                                                                                    SPM 0
                           * XI3 = (YI2+XI3)*C32
       SPAC
                                                                                    LARP 1
       SPAC
                                                                                    LACK 1
       NEG
                                                                                    SACL ONE
                                                                                    LALK N
       MAR *+
       SACH *,4,AR2
                           * YI1 = (YI2-XI3)*C32
                                                                                    SACL HOLDN
                                                                                    LALK XO
       LAC T1
                                                                                    SACL IADDR
       SACL *-
                           * YI2 = T1
       LAC T2
                                                                                       INPUT DATA (256 REAL AND 256 IMAGINARY VALUES)
       SACL +0-
                           * XI2 = T2
       MAR *+
                                                                                    LRLK AR1.X0
                                                                                    RPTK 255
       MAR *+.AR1
                           * POINT TO NEXT XI
                                                                                    IN *+.PAO
       LAC *-
                           * YI1
                                                                                    RPTK 255
       SUB *+
                                                                                    IN *+,PAO
                           * XII
       SACL #-
                           * YI1 = YI1 - XI1
                                                                               ***********
       ADD *,1
                           * 2 XI1
       SACL *0+
                                                                               * PASS 1
                           * XI1 = YI1 + XI1
       LAC ++
                           * XI3
                                                                               ***********************************
       SUB *-
                           * YI3
                                                                                    LRLK
                                                                                           ARO.256
       SACL *+
                           * XI3 = XI3 - YI3
                                                                                                           * STEP VALUE BETWEEN BUTTERFLY "LEGS"
       ADD *.1
                                                                                    I.RI.K
                                                                                           AR1,X64
                           * 2 YI3
                                                                                    LRLK
                                                                                           AR2,X0
       NEG
       SACL +0-
                                                                                    ZERO
                           \star YI3 = -(YI3 + XI3)
                                                                                                           * X0.X64.X128.X192.Y0.Y64.Y128.Y192
       MAR *+
                           * POINT TO NEXT XII
                                                                                    NORMAL 1,2,3
                                                                                                           * X1,X65,X129,X193,Y1,Y65,Y129,Y193
       SEND
                                                                                    NORMAL 2,4,6
                                                                                                           * X2,X66,X130,X194,...
                                                                                    NORMAL 3.6.9
************************
                                                                                    NORMAL 4.8.12
* DIGREV MACRO TO DO EXCHANGE OF LOCATIONS FOR DIGIT REVERSAL.
                                                                                    NORMAL 5,10,15
                                                                                    NORMAL 6,12,18
DIGREV SMACRO I.J
                                                                                    NORMAL 7,14,21
                                                                                    NORMAL 8,16,24
                                                                                    NORMAL 9.18.27
       LRLK AR1 . X: I:
                           * AR1 POINTS TO XI
       LRLK AR2 X:J:
                                                                                    NORMAL 10,20,30
                           * AR1 POINTS TO XJ
                                                                                    NORMAL 11,22,33
       ZALH *, AR2
                                                                                     NORMAL 12.24.36
       ADDS *, AR1
                                                                                    NORMAL 13.26.39
                                                                                    NORMAL 14,28,42
       SACL *+.0.AR2
       SACH *+ .0 .AR1
                                                                                    NORMAL 15.30.45
       ZALH * AR2
                                                                                    NORMAL 16.32.48
       ADDS * AR1
                                                                                    NORMAL 17,34,51
       SACL *.0.AR2
                                                                                    NORMAL 18,36,54
                                                                                    NORMAL 19,38,57
       SACH *,0,AR1
                                                                                    NORMAL 20.40.60
       SEND
                                                                                    NORMAL 21,42,63
                                                                                    NORMAL 22,44,66
********************
                                                                                    NORMAL
                                                                                           23.46.69
                                                                                    NORMAL 24,48,72
                                                                                    NORMAL 25,50,75
       MAIN ROUTINE TO CALL ABOVE MACROS WITH APPROPRIATE PARAMETERS.
                                                                                    NORMAL 26.52.78
```

	NORMAL	27,54,81		*			
		28,56,84			SPCIAL		* X8,X24,X40,X56,Y8,Y24,Y40,Y56
		29,58,87		*			
		30,60,90			NORMAL	36,72,108	* X9,X25,X41,X57,Y9,Y25,Y41,Y57
			. 421 405 4150 4222 421 405 4150 4222		NORMAL	40,80,120	* X10,X26,X42,X58,
	NORMAL	31,62,93	* X31,X95,X159,X223,Y31,Y95,Y159,Y223			44,88,132	
*						48,96,144	
	SPCIAL		* X32,X96,X160,X224,Y32,Y96,Y160,Y224				
*						52,104,156	
	NORMAL	33,66,99	* X33,X97,X161,X225,Y33,Y97,Y161,Y225			56,112,168	
		34,68,102	* X34,X98,X162,X226,		NORMAL	60,120,180	* X15,X31,X47,X63,Y15,Y31,Y47,Y63
		35,70,105	,,,	*			
				*	SECOND SET	OF BUTTERFLIES	
		36,72,108		*			
		37,74,111			LRLK	AR1,X80	
		38,76,114			LRLK	AR2,X64	
	NORMAL	39,78,117				ARZ, AG4	* X64,X80,X96,X112,Y64,Y80,Y96,Y112
	NORMAL	40,80,120			ZERO		* 104,100,196,1112,164,160,196,1112
	NORMAL	41,82,123		*			
		42,84,126			NORMAL		* X65,X81,X97,X113,Y65,Y81,Y97,Y113
		43,86,129			NORMAL	8,16,24	* X66,X82,X98,X114,
		44,88,132			NORMAL	12,24,36	
					NORMAL	16,32,48	
		45,90,135				20,40,60	
		46,92,138				24,48,72	
		47,94,141				28,56,84	* X71, X87, X103, X119, Y71, Y87, Y103, Y119
	NORMAL	48,96,144			NORMAL	20,50,04	* A/1,A6/,A103,A119,1/1,16/,1103,1119
	NORMAL	49,98,147		*			
	NORMAL	50,100,150			SPCIAL		* X72,X88,X104,X120,Y72,Y88,Y104,Y120
		51,102,153		*			•
		52,104,156			NORMAL	36,72,108	* X73,X89,X105,X121,Y73,Y89,Y105,Y121
		53,106,159			NORMAL	40,80,120	* X74,X90,X106,X122,
					NORMAL	44,88,132	
		54,108,162			NORMAL.	48,96,144	
		55,110,165				52,104,156	
		56,112,168				56,112,168	
		57,114,171				60,120,180	* X79, X95, X111, X127, Y79, Y95, Y111, Y127
	NORMAL	58,116,174			NORTHL	60,120,180	* 1/3,173,1111,1121,117,173,173,1111,1121
	NORMAL	59,118,177		*			
	NORMAL	60,120,180		*	THIRD SET	OF BUTTERFLIES	
		61,122,183		*			
		62,124,186			LRLK	AR1,X144	
		63,126,189	* X63,X127,X191,X255,Y63,Y127,Y191,Y255		LRLK	AR2,X128	
*		05,120,103	1105 / 1127 / 11257 / 1257 / 1257 / 1257		ZERO		* X128,X144,X160,X176,Y128,Y144,Y160,Y176
			**********	*			
	*****	******	*************		NORMAL	4,8,12	* X129, X145, X161, X177, Y129, Y145, Y161, Y177
*						8,16,24	* X130,X146,X162,X178,
* PAS	S 2					12,24,36	
*						16,32,48	
****	*****	*****	***********			20,40,60	
*							
* FI	RST SET	OF BUTTERFLIES				24,48,72	
*					NORMAL	28,56,84	* X135,X151,X167,X183,Y135,Y151,Y167,Y183
	LARK	ARO,64	* STEP VALUE BETWEEN BUTTERFLY "LEGS"	*			
	LRLK	AR1,X16			SPCIAL		* X136,X152,X168,X184,Y136,Y152,Y168,Y184
	LRLK	AR2,XO		*			
	ZERO	ARZ, AO	* X0,X16,X32,X48,Y0,Y16,Y32,Y48		NORMAL	36,72,108	* X137,X153,X169,X185,Y137,Y153,Y169,Y185
	LERU		~ NU, NIU, NJE, NMO, IU, IIO, IJE, IMO			40,80,120	* X138,X154,X170,X186,
*						44,88,132	
		4,8,12	* X1,X17,X33,X49,Y1,Y17,Y33,Y49			48,96,144	
		8,16,24	* X2,X18,X34,X50,			52,104,156	
	NORMAL	12,24,36					
	NORMAL	16,32,48				56,112,168	
	NORMAL	20,40,60			NORMAL	60,120,180	* X143,X159,X175,X191,Y143,Y159,Y175,Y191
		24,48,72		*			
		28,56,84	* X7, X23, X39, X55, Y7, Y23, Y39, Y55	*	FOURTH SET	OF BUTTERFLIES	
	unb	20,00,01					

4.
Ī
demen
tation
2
Fast
Fourier
Transform
Σ
Igorithms
WIII
ne
0707CCIM I

				NORMAL	16,32,48	* X49,X53,X57,X61,Y49,Y53,Y57,Y61
*	LRLK	AR1, X208		SPCIAL	,,	* X50,X54,X58,X62,Y50,Y54,Y58,Y62
	LRLK	AR2,X192		NORMAL	48,96,144	* X51,X55,X59,X63,Y51,Y55,Y59,Y63
	ZERO	11112 / 1112 72	* X192,X208,X224,X240,Y192,Y208,Y224,Y240	*		
*			,,,,,,,,,,,	LRLK	AR1,X68	
	NORMAL	4,8,12	* X193, X209, X225, X241, Y193, Y209, Y225, Y241	LRLK	AR2,X64	
		8,16,24	* X194,X210,X226,X242,	* ZERO		* X64,X68,X72,X76,Y64,Y68,Y72,Y76
		12,24,36			16,32,48	* X65,X69,X73,X77,Y65,Y69,Y73,Y77
		16,32,48		SPCIAL	10,32,40	* X66,X70,X74,X78,Y66,Y70,Y74,Y78
		20,40,60			48,96,144	* X67,X71,X75,X79,Y67,Y71,Y75,Y79
		24,48,72 28,56,84	* X199, X215, X231, X247, Y199, Y215, Y231, Y247	*	,,	,,,,,,,
*	NORTHL	20,30,04	× 1177, 1213, 1231, 1247, 1179, 1213, 1231, 1247	LRLK	AR1,X84	
	SPCIAL		* X200, X216, X232, X248, Y200, Y216, Y232, Y248	LRLK	AR2,X80	
*			,,,,,,,,,,,	*		
		36,72,108	* X201,X217,X233,X249,Y201,Y217,Y233,Y249	ZERO	16 22 40	* X80,X84,X88,X92,Y80,Y84,Y88,Y92
		40,80,120	* X202,X218,X234,X250,	SPCIAL	16,32,48	* X81,X85,X89,X93,Y81,Y85,Y89,Y93 * X82,X86,X90,X94,Y82,Y86,Y90,Y94
		44,88,132			48,96,144	* X83,X87,X91,X95,Y83,Y87,Y91,Y95
		48,96,144		*	10,50,111	* 105,101,1151,1155,105,101,1151,115
		52,104,156 56,112,168		LRLK	AR1,X100	
		60,120,180	* X207, X223, X239, X255, Y207, Y223, Y239, Y255	LRLK	AR2,X96	
*	Motume	00,110,100	~ REGI, REES, RESS, RESS, TEGI, TEES, TESS	*		
*				ZERO		* X96,X100,X104,X108,Y96,Y100,Y104,Y108
****	*****	*****	***********	NORMAL SPCIAL	16,32,48	* X97,X101,X105,X109,Y97,Y101,Y105,Y109
*					48,96,144	* X98,X102,X106,X110,Y98,Y102,Y106,Y110 * X99,X103,X107,X111,Y99,Y103,Y107,Y111
* PAS	S 3			*	40,50,144	~ NJJ,N103,N107,N111,133,1103,1107,1111
*			************	LRLK	AR1,X116	
*	*****	******	***************	LRLK	AR2,X112	
	LARK	ARO,16	* STEP VALUE BETWEEN BUTTERFLY "LEGS"	*		
*				ZERO	16 22 40	* X112,X116,X120,X124,Y112,Y116,Y120,Y124
	LRLK	AR1,X4		NORMAL	10,02,10	* X113,X117,X121,X125,Y113,Y117,Y121,Y125
	LRLK LRLK	AR1,X4 AR2,X0		SPCIAL		* X114,X118,X122,X126,Y114,Y118,Y122,Y126
*	LRLK		. VO MA NO MIO NO MA NO MIO	SPCIAL NORMAL	48,96,144	
*	LRLK ZERO	AR2,X0	* X0, X4, X8, X12, Y0, Y4, Y8, Y12	SPCIAL		* X114,X118,X122,X126,Y114,Y118,Y122,Y126
*	LRLK ZERO NORMAL		* X1,X5,X9,X13,Y1,Y5,Y9,Y13	SPCIAL NORMAL * LRLK LRLK	48,96,144	* X114,X118,X122,X126,Y114,Y118,Y122,Y126
*	ZERO NORMAL SPCIAL	AR2,X0 16,32,48	* X1, X5, X9, X13, Y1, Y5, Y9, Y13 * X2, X6, X10, X14, Y2, Y6, Y10, Y14	SPCIAL NORMAL * LRLK LRLK	48,96,144 AR1,X132	* X114, X118, X122, X126, Y114, Y118, Y122, Y126 * X115, X119, X123, X127, Y115, Y119, Y123, Y127
*	LRLK ZERO NORMAL SPCIAL	AR2,X0	* X1,X5,X9,X13,Y1,Y5,Y9,Y13	SPCIAL NORMAL * LRLK LRLK * ZERO	48,96,144 AR1,X132 AR2,X128	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127  * X128, X132, X136, X140, Y128, Y132, Y136, Y140
	ZERO NORMAL SPCIAL NORMAL	AR2,X0 16,32,48 48,96,144 AR1,X20	* X1, X5, X9, X13, Y1, Y5, Y9, Y13 * X2, X6, X10, X14, Y2, Y6, Y10, Y14	SPCIAL NORMAL  * LRLK LRLK  * ZERO NORMAL	48,96,144 AR1,X132	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127   * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141
*	ZERO NORMAL SPCIAL NORMAL	AR2,X0 16,32,48 48,96,144	* X1, X5, X9, X13, Y1, Y5, Y9, Y13 * X2, X6, X10, X14, Y2, Y6, Y10, Y14	SPCIAL NORMAL  * LRLK LRLK LRLK  * ZERO NORMAL SPCIAL	48,96,144 AR1,X132 AR2,X128 16,32,48	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127  * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141  * X130, X134, X138, X142, Y130, Y134, Y138, Y142
	ZERO NORMAL SPCIAL NORMAL LRLK LRLK	AR2,X0 16,32,48 48,96,144 AR1,X20	* X1, X5, X9, X13, X1, Y5, Y9, Y13 * X2, X6, X10, X14, Y2, Y6, Y10, Y14 * X3, X7, X11, X15, Y3, Y7, Y11, Y15	SPCIAL NORMAL  * LRLK LRLK LRLK  * ZERO NORMAL SPCIAL	48,96,144 AR1,X132 AR2,X128	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127   * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141
*	ZERO NORMAL SPCIAL NORMAL LRLK LRLK ZERO	AR2,X0 16,32,48 48,96,144 AR1,X20 AR2,X16	* X1, X5, X9, X13, Y1, Y5, Y9, Y13  * X2, X6, X10, X14, Y2, Y6, Y10, Y14  * X3, X7, X11, X15, Y3, Y7, Y11, Y15   * X16, X20, X24, X28, Y16, Y20, Y24, Y28	SPCIAL NORMAL  * LRLK LRLK  * ZERO NORMAL SPCIAL NORMAL	48,96,144 AR1,X132 AR2,X128 16,32,48	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127  * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141  * X130, X134, X138, X142, Y130, Y134, Y138, Y142
*	ZERO NORMAL SPCIAL NORMAL LRLK LRLK ZERO NORMAL	AR2,X0 16,32,48 48,96,144 AR1,X20	* X1, X5, X9, X13, Y1, Y5, Y9, Y13  * X2, X6, X10, X14, Y2, Y6, Y10, Y14  * X3, X7, X11, X15, Y3, Y7, Y11, Y15   * X16, X20, X24, X28, Y16, Y20, Y24, Y28  * X17, X21, X25, X29, Y17, Y21, Y25, Y29	SPCIAL NORMAL  * LRLK LRLK  * ZERO NORMAL SPCIAL NORMAL  LRLK LRLK LRLK	48,96,144 AR1,X132 AR2,X128 16,32,48 48,96,144	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127  * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141  * X130, X134, X138, X142, Y130, Y134, Y138, Y142
*	ZERO NORMAL SPCIAL NORMAL LRLK LRLK LRLK ZERO NORMAL SPCIAL	AR2,X0  16,32,48  48,96,144  AR1,X20  AR2,X16  16,32,48	* X1, X5, X9, X13, Y1, Y5, Y9, Y13  * X2, X6, X10, X14, Y2, Y6, Y10, Y14  * X3, X7, X11, X15, Y3, Y7, Y11, Y15   * X16, X20, X24, X28, Y16, Y20, Y24, Y28  * X17, X21, X25, X29, Y17, X21, Y25, Y29  * X18, X22, X26, X30, Y18, Y22, Y26, Y30	SPCIAL NORMAL  * LRLK LRLK  * ZERO NORMAL SPCIAL NORMAL  * LRLK LRLK  *	48,96,144 AR1,X132 AR2,X128 16,32,48 48,96,144 AR1,X148	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127   * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141  * X130, X134, X138, X142, Y130, Y134, Y138, Y142  * X131, X135, X139, X143, Y131, Y135, Y139, Y143
*	ZERO NORMAL SPCIAL NORMAL LRLK LRLK LRLK ZERO NORMAL SPCIAL	AR2,X0  16,32,48  48,96,144  AR1,X20  AR2,X16  16,32,48	* X1, X5, X9, X13, Y1, Y5, Y9, Y13  * X2, X6, X10, X14, Y2, Y6, Y10, Y14  * X3, X7, X11, X15, Y3, Y7, Y11, Y15   * X16, X20, X24, X28, Y16, Y20, Y24, Y28  * X17, X21, X25, X29, Y17, Y21, Y25, Y29	SPCIAL NORMAL  * LRLK LRLK  * ZERO NORMAL SPCIAL NORMAL  * LRLK LRLK  * ZERO	48,96,144 AR1,X132 AR2,X128 16,32,48 48,96,144 AR1,X148 AR2,X144	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127  * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141  * X130, X134, X138, X142, Y130, Y134, Y138, Y142  * X131, X135, X139, X143, Y131, Y135, Y139, Y143  * X144, X148, X152, X156, Y144, Y148, Y152, Y156
*	ZERO NORMAL SPCIAL NORMAL LRLK LRLK ZERO NORMAL SPCIAL NORMAL LRLK	AR2,X0  16,32,48  48,96,144  AR1,X20  AR2,X16  16,32,48  48,96,144  AR1,X36	* X1, X5, X9, X13, Y1, Y5, Y9, Y13  * X2, X6, X10, X14, Y2, Y6, Y10, Y14  * X3, X7, X11, X15, Y3, Y7, Y11, Y15   * X16, X20, X24, X28, Y16, Y20, Y24, Y28  * X17, X21, X25, X29, Y17, X21, Y25, Y29  * X18, X22, X26, X30, Y18, Y22, Y26, Y30	SPCIAL NORMAL  * LRLK LRLK  * ZERO NORMAL SPCIAL NORMAL  * LRLK LRLK  * ZERO NORMAL	48,96,144 AR1,X132 AR2,X128 16,32,48 48,96,144 AR1,X148	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127   * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141  * X130, X134, X138, X142, Y130, Y134, Y138, Y142  * X131, X135, X139, X143, Y131, Y135, Y139, Y143   * X144, X148, X152, X156, Y144, Y148, Y152, Y156  * X145, X149, X153, X157, Y145, Y149, Y153, Y157
*	ZERO NORMAL SPCIAL NORMAL LRLK LRLK ZERO NORMAL SPCIAL NORMAL	AR2,X0  16,32,48  48,96,144  AR1,X20  AR2,X16  16,32,48  48,96,144	* X1, X5, X9, X13, Y1, Y5, Y9, Y13  * X2, X6, X10, X14, Y2, Y6, Y10, Y14  * X3, X7, X11, X15, Y3, Y7, Y11, Y15   * X16, X20, X24, X28, Y16, Y20, Y24, Y28  * X17, X21, X25, X29, Y17, X21, Y25, Y29  * X18, X22, X26, X30, Y18, Y22, Y26, Y30	SPCIAL NORMAL  LRLK LRLK  ZERO NORMAL SPCIAL NORMAL  LRLK LRLK  ZERO NORMAL SPCIAL ONORMAL SPCIAL SPCIAL SPCIAL	48,96,144 AR1,X132 AR2,X128 16,32,48 48,96,144 AR1,X148 AR2,X144	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127  * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141  * X130, X134, X138, X142, Y130, Y134, Y138, Y142  * X131, X135, X139, X143, Y131, Y135, Y139, Y143  * X144, X148, X152, X156, Y144, Y148, Y152, Y156  * X146, X150, X154, X158, Y146, Y150, Y154, Y158
*	ZERO NORMAL SPCIAL NORMAL LRLK LRLK ZERO NORMAL SPCIAL NORMAL LRLK LRLK LRLK LRLK LRLK	AR2,X0  16,32,48  48,96,144  AR1,X20  AR2,X16  16,32,48  48,96,144  AR1,X36	* X1, X5, X9, X13, Y1, Y5, Y9, Y13  * X2, X6, X10, X14, Y2, Y6, Y10, Y14  * X3, X7, X11, X15, Y3, Y7, Y11, Y15   * X16, X20, X24, X28, Y16, Y20, Y24, Y28  * X17, X21, X25, X29, Y17, Y21, Y25, Y29  * X18, X22, X26, X30, Y18, Y22, Y26, Y30  * X19, X23, X27, X31, Y19, Y23, Y27, Y31	SPCIAL NORMAL  LRLK LRLK  ZERO NORMAL SPCIAL NORMAL  LRLK LRLK  ZERO NORMAL SPCIAL ONORMAL SPCIAL SPCIAL SPCIAL	48,96,144 AR1,X132 AR2,X128 16,32,48 48,96,144 AR1,X148 AR2,X144	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127   * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141  * X130, X134, X138, X142, Y130, Y134, Y138, Y142  * X131, X135, X139, X143, Y131, Y135, Y139, Y143   * X144, X148, X152, X156, Y144, Y148, Y152, Y156  * X145, X149, X153, X157, Y145, Y149, Y153, Y157
*	ZERO NORMAL SPCIAL NORMAL LRLK LRLK LRLK ZERO NORMAL SPCIAL NORMAL LRLK LRLK LRLK LRLK LRLK LRLK LRLK	AR2,X0  16,32,48  48,96,144  AR1,X20  AR2,X16  16,32,48  48,96,144  AR1,X36  AR2,X32	* X1, X5, X9, X13, Y1, Y5, Y9, Y13  * X2, X6, X10, X14, Y2, Y6, Y10, Y14  * X3, X7, X11, X15, Y3, Y7, Y11, Y15   * X16, X20, X24, X28, Y16, Y20, Y24, Y28  * X17, X21, X25, X29, Y17, Y21, Y25, Y29  * X18, X22, X26, X30, Y18, Y22, Y26, Y30  * X19, X23, X27, X31, Y19, Y23, Y27, Y31   * X32, X36, X40, X44, Y32, Y36, Y40, Y44	SPCIAL NORMAL  * LRLK LRLK  * ZERO NORMAL SPCIAL NORMAL  * LRLK LRLK  * ZERO NORMAL  * LRLK LRLK  * ZERO NORMAL SPCIAL NORMAL NORMAL  * LRLK LRLK  * LRLK LRLK  * ZERO LRLK LRLK LRLK  * ZERO LRLK LRLK LRLK  * ZERO LRLK LRLK  * ZERO LRLK LRLK  * ZERO LRLK LRLK  * ZERO LRLK  * ZER	48,96,144 AR1,X132 AR2,X128 16,32,48 48,96,144 AR1,X148 AR2,X144 16,32,48 48,96,144 AR1,X164	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127  * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141  * X130, X134, X138, X142, Y130, Y134, Y138, Y142  * X131, X135, X139, X143, Y131, Y135, Y139, Y143  * X144, X148, X152, X156, Y144, Y148, Y152, Y156  * X146, X150, X154, X158, Y146, Y150, Y154, Y158
*	ZERO NORMAL SPCIAL NORMAL LRLK LRLK LRLK ZERO NORMAL SPCIAL NORMAL LRLK LRLK LRLK LRLK LRLK LRLK LRLK	AR2,X0  16,32,48  48,96,144  AR1,X20  AR2,X16  16,32,48  48,96,144  AR1,X36	* X1, X5, X9, X13, Y1, Y5, Y9, Y13  * X2, X6, X10, X14, Y2, Y6, Y10, Y14  * X3, X7, X11, X15, Y3, Y7, Y11, Y15   * X16, X20, X24, X28, Y16, Y20, Y24, Y28  * X17, X21, X25, X29, Y17, Y21, Y25, Y29  * X18, X22, X26, X30, Y18, Y22, Y36, Y30  * X19, X23, X27, X31, Y19, Y23, Y27, Y31   * X32, X36, X40, X44, Y32, Y36, Y40, Y44  * X33, X37, X41, X45, Y33, X37, Y41, Y45	SPCIAL NORMAL  * LRLK LRLK LRLK  * ZERO NORMAL SPCIAL NORMAL  * LRLK LRLK  * ZERO NORMAL SPCIAL NORMAL  * LRLK LRLK  * ZERO NORMAL SPCIAL NORMAL  * LRLK LRLK LRLK  * LRLK LRLK LRLK LRLK	48,96,144 AR1,X132 AR2,X128 16,32,48 48,96,144 AR1,X148 AR2,X144 16,32,48 48,96,144	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127  * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141  * X130, X134, X138, X142, Y130, Y134, Y138, Y142  * X131, X135, X139, X143, Y131, Y135, Y139, Y143  * X144, X148, X152, X156, Y144, Y148, Y152, Y156  * X146, X150, X154, X158, Y146, Y150, Y154, Y158
*	LRLK ZERO NORMAL SPCIAL NORMAL LRLK LRLK ZERO NORMAL SPCIAL NORMAL LRLK LRLK LRLK LRLK ZERO NORMAL	AR2,X0  16,32,48  48,96,144  AR1,X20  AR2,X16  16,32,48  48,96,144  AR1,X36  AR2,X32	* X1, X5, X9, X13, Y1, Y5, Y9, Y13  * X2, X6, X10, X14, Y2, Y6, Y10, Y14  * X3, X7, X11, X15, Y3, Y7, Y11, Y15   * X16, X20, X24, X28, Y16, Y20, Y24, Y28  * X17, X21, X25, X29, Y17, Y21, Y25, Y29  * X18, X22, X26, X30, Y18, Y22, Y26, Y30  * X19, X23, X27, X31, Y19, Y23, Y27, Y31   * X32, X36, X40, X44, Y32, Y36, Y40, Y44	SPCIAL NORMAL  * LRLK LRLK  * ZERO NORMAL SPCIAL NORMAL  * LRLK LRLK  * ZERO NORMAL  * LRLK LRLK  * ZERO NORMAL SPCIAL NORMAL SPCIAL NORMAL  * LRLK LRLK  * LRLK LRLK  * LRLK LRLK	48,96,144 AR1,X132 AR2,X128 16,32,48 48,96,144 AR1,X148 AR2,X144 16,32,48 48,96,144 AR1,X164	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127  * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141  * X130, X134, X138, X142, Y130, Y134, Y138, Y142  * X131, X135, X139, X143, Y131, Y135, Y139, Y143  * X144, X148, X152, X156, Y144, Y148, Y152, Y156  * X145, X149, X153, X157, Y145, Y149, Y153, Y157  * X146, X150, X154, X158, Y146, Y150, Y154, Y158  * X147, X151, X155, X159, Y147, Y151, Y155, Y159
*	LRLK ZERO NORMAL SPCIAL NORMAL LRLK LRLK ZERO NORMAL SPCIAL NORMAL LRLK LRLK ZERO NORMAL LRLK LRLK ZERO NORMAL NORMAL NORMAL	AR2,X0  16,32,48  48,96,144  AR1,X20  AR2,X16  16,32,48  48,96,144  AR1,X36  AR2,X32  16,32,48  48,96,144	* X1, X5, X9, X13, Y1, Y5, Y9, Y13  * X2, X6, X10, X14, Y2, Y6, Y10, Y14  * X3, X7, X11, X15, Y3, Y7, Y11, Y15   * X16, X20, X24, X28, Y16, Y20, Y24, Y28  * X17, X21, X25, X29, Y17, Y21, Y25, Y29  * X18, X22, X26, X30, Y18, Y22, Y26, Y30  * X19, X23, X27, X31, Y19, Y23, Y27, Y31   * X32, X36, X40, X44, Y32, Y36, Y40, Y44  * X33, X37, X41, X45, Y33, Y37, Y41, Y45  * X34, X38, X42, X46, Y34, Y38, Y42, Y46	SPCIAL NORMAL  LRLK LRLK  ZERO NORMAL SPCIAL NORMAL  LRLK LRLK  ZERO NORMAL SPCIAL NORMAL  LRLK LRLK  LRLK  ZERO NORMAL SPCIAL NORMAL  LRLK  LRLK  LRLK  ZERO ZERO	48,96,144 AR1,X132 AR2,X128 16,32,48 48,96,144 AR1,X148 AR2,X144 16,32,48 48,96,144 AR1,X164 AR1,X164	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127   * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141  * X130, X134, X138, X142, Y130, Y134, Y138, Y142  * X131, X135, X139, X143, Y131, Y135, Y139, Y143   * X144, X148, X152, X156, Y144, Y148, Y152, Y156  * X145, X149, X153, X157, Y145, Y149, Y153, Y157  * X146, X150, X154, X158, Y146, Y150, Y154, Y158  * X147, X151, X155, X159, Y147, Y151, Y155, Y159   * X160, X164, X168, X172, Y160, Y164, Y168, Y172
* *	LRLK ZERO NORMAL LRLK LRLK LRLK ZERO NORMAL SPCIAL NORMAL LRLK LRLK LRLK ZERO NORMAL LRLK LRLK LRLK LRLK LRLK LRLK LRLK LR	AR2,X0  16,32,48  48,96,144  AR1,X20  AR2,X16  16,32,48  48,96,144  AR1,X32  16,32,48  48,96,144  AR1,X52	* X1, X5, X9, X13, Y1, Y5, Y9, Y13  * X2, X6, X10, X14, Y2, Y6, Y10, Y14  * X3, X7, X11, X15, Y3, Y7, Y11, Y15   * X16, X20, X24, X28, Y16, Y20, Y24, Y28  * X17, X21, X25, X29, Y17, Y21, Y25, Y29  * X18, X22, X26, X30, Y18, Y22, Y26, Y30  * X19, X23, X27, X31, Y19, Y23, Y27, Y31   * X32, X36, X40, X44, Y32, Y36, Y40, Y44  * X33, X37, X41, X45, Y33, Y37, Y41, Y45  * X34, X38, X42, X46, Y34, Y38, Y42, Y46	SPCIAL NORMAL  LRLK LRLK  ZERO NORMAL SPCIAL NORMAL  LRLK LRLK  ZERO NORMAL  LRLK LRLK  ZERO NORMAL  * ZERO NORMAL  * ZERO NORMAL  * ZERO NORMAL  * ZERO NORMAL	48,96,144 AR1,X132 AR2,X128 16,32,48 48,96,144 AR1,X148 AR2,X144 16,32,48 48,96,144 AR1,X164	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127   * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141  * X130, X134, X138, X142, Y130, Y134, Y138, Y142  * X131, X135, X139, X143, Y131, Y135, Y139, Y143   * X144, X148, X152, X156, Y144, Y148, Y152, Y156  * X145, X149, X153, X157, Y145, Y149, Y153, Y157  * X146, X150, X154, X158, Y146, Y150, Y154, Y158  * X147, X151, X155, X159, Y147, Y151, Y155, Y159   * X160, X164, X168, X172, Y160, Y164, Y168, Y172  * X161, X165, X169, X173, Y161, Y165, Y169, Y173
* *	LRLK ZERO NORMAL SPCIAL NORMAL LRLK LRLK ZERO NORMAL SPCIAL NORMAL LRLK LRLK ZERO NORMAL LRLK LRLK ZERO NORMAL NORMAL NORMAL	AR2,X0  16,32,48  48,96,144  AR1,X20  AR2,X16  16,32,48  48,96,144  AR1,X36  AR2,X32  16,32,48  48,96,144	* X1, X5, X9, X13, Y1, Y5, Y9, Y13  * X2, X6, X10, X14, Y2, Y6, Y10, Y14  * X3, X7, X11, X15, Y3, Y7, Y11, Y15   * X16, X20, X24, X28, Y16, Y20, Y24, Y28  * X17, X21, X25, X29, Y17, Y21, Y25, Y29  * X18, X22, X26, X30, Y18, Y22, Y26, Y30  * X19, X23, X27, X31, Y19, Y23, Y27, Y31   * X32, X36, X40, X44, Y32, Y36, Y40, Y44  * X33, X37, X41, X45, Y33, Y37, Y41, Y45  * X34, X38, X42, X46, Y34, Y38, Y42, Y46	SPCIAL NORMAL  LRLK LRLK  ZERO NORMAL SPCIAL NORMAL  LRLK LRLK  ZERO NORMAL SPCIAL NORMAL SPCIAL NORMAL SPCIAL NORMAL SPCIAL NORMAL SPCIAL SPCIAL  LRLK LRLK  ZERO NORMAL SPCIAL SPCIAL SPCIAL SPCIAL SPCIAL SPCIAL SPCIAL	48,96,144 AR1,X132 AR2,X128 16,32,48 48,96,144 AR1,X148 AR2,X144 16,32,48 48,96,144 AR1,X164 AR2,X160 16,32,48	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127   * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141  * X130, X134, X138, X142, Y130, Y134, Y138, Y142  * X131, X135, X139, X143, Y131, Y135, Y139, Y143   * X144, X148, X152, X156, Y144, Y148, Y152, Y156  * X145, X149, X153, X157, Y145, Y149, Y153, Y157  * X146, X150, X154, X158, Y146, Y150, Y154, Y158  * X147, X151, X155, X159, Y147, Y151, Y155, Y159   * X160, X164, X168, X172, Y160, Y164, Y168, Y172  * X161, X165, X169, X170, X174, Y162, Y166, Y170, Y174
* *	LRLK ZERO NORMAL LRLK LRLK LRLK ZERO NORMAL SPCIAL NORMAL LRLK LRLK LRLK ZERO NORMAL LRLK LRLK LRLK LRLK LRLK LRLK LRLK LR	AR2,X0  16,32,48  48,96,144  AR1,X20  AR2,X16  16,32,48  48,96,144  AR1,X32  16,32,48  48,96,144  AR1,X52	* X1, X5, X9, X13, Y1, Y5, Y9, Y13  * X2, X6, X10, X14, Y2, Y6, Y10, Y14  * X3, X7, X11, X15, Y3, Y7, Y11, Y15   * X16, X20, X24, X28, Y16, Y20, Y24, Y28  * X17, X21, X25, X29, Y17, Y21, Y25, Y29  * X18, X22, X26, X30, Y18, Y22, Y26, Y30  * X19, X23, X27, X31, Y19, Y23, Y27, Y31   * X32, X36, X40, X44, Y32, Y36, Y40, Y44  * X33, X37, X41, X45, Y33, Y37, Y41, Y45  * X34, X38, X42, X46, Y34, Y38, Y42, Y46	SPCIAL NORMAL  LRLK LRLK  ZERO NORMAL SPCIAL NORMAL  LRLK LRLK  ZERO NORMAL SPCIAL NORMAL SPCIAL NORMAL SPCIAL NORMAL SPCIAL NORMAL SPCIAL SPCIAL  LRLK LRLK  ZERO NORMAL SPCIAL SPCIAL SPCIAL SPCIAL SPCIAL SPCIAL SPCIAL	48,96,144 AR1,X132 AR2,X128 16,32,48 48,96,144 AR1,X148 AR2,X144 16,32,48 48,96,144 AR1,X164 AR1,X164	* X114, X118, X122, X126, Y114, Y118, Y122, Y126  * X115, X119, X123, X127, Y115, Y119, Y123, Y127   * X128, X132, X136, X140, Y128, Y132, Y136, Y140  * X129, X133, X137, X141, Y129, Y133, Y137, Y141  * X130, X134, X138, X142, Y130, Y134, Y138, Y142  * X131, X135, X139, X143, Y131, Y135, Y139, Y143   * X144, X148, X152, X156, Y144, Y148, Y152, Y156  * X145, X149, X153, X157, Y145, Y149, Y153, Y157  * X146, X150, X154, X158, Y146, Y150, Y154, Y158  * X147, X151, X155, X159, Y147, Y151, Y155, Y159   * X160, X164, X168, X172, Y160, Y164, Y168, Y172  * X161, X165, X169, X173, Y161, Y165, Y169, Y173

LRLK

ZERO

LRLK

LRLK

ZERO

LRLK

AR2.X92

AR1, X97

AR2.X96

AR1,X101

\* X92, X93, X94, X95, Y92, Y93, Y94, Y95

\* X96, X97, X98, X99, Y96, Y97, Y98, Y99

LRLK

LRLK

ZERO

LRLK

LRLK

ZERO

AR1,X173

AR2.X172

AR1,X177

AR2,X176

\* X172, X173, X174, X175, Y172, Y173, Y174, Y175

\* X176, X177, X178, X179, Y176, Y177, Y178, Y179

DIGREV 183,222 DIGREV 187,238 DIGREV 191,254 DIGREV 199,211 DIGREV 203,227 DIGREV 207.243 DIGREV 219,231 DIGREV 223,247 DIGREV 239,251 OUTPUT FFT DATA LARP 1 LRLK AR1,X0 **RPTK 255** OUT \*+, PA1 **RPTK 255** OUT \*+.PA1 FFT COMPLETE. WHOA В WHOA END

## APPENDIX F A 128-POINT, RADIX-2 DIF FFT IMPLEMENTATION (LOOPED CODE)

```
IDT (FFT2)
                                                                                      SACL N2
                                                                                                          * INITIALIZE N2 = N
                                                                                      LAC HOLDN, 14
    COOLEY-TUKEY 128-POINT, RADIX-2, DIF FFT PROGRAM FOR THE TMS32020.
                                                                                      SACH QUARTN
                                                                                                         * QUARTN = N/4
                                                                                      LRLK ARS, XFFT
                                                                                                          * ADDRESS OF COMPLEX INPUT DATA
       SINGLE FFT BUTTERFLY.
                                                                                      SAR ARS, IADDR
                                                                                                         * STORE ON PAGE O
       REAL INPUT DATA, STORED IN PAGE 4 OF BLOCK BO.
                                                                                      LARP 2
       FFT COMPUTATION IS DONE IN PAGES 6, 7 OF BLOCK B1 (COMPLEX NUMBERS).
                                                                                      LARK ARI.M-1
                                                                                                         * AR1 CONTAINS K COUNTER
       USES TABLE LOOKUP (FROM PROGRAM MEMORY) OF THE TWIDDLE FACTORS.
       INTERMEDIATE VALUES ARE SCALED BY .5 AT EACH STAGE SO AS TO PREVENT
                                                                                READ IN 128 REAL POINTS
        THE POSSIBILITY OF OVERFLOW.
       NO EXTERNAL RAM IS USED.
                                                                                    LRLK
                                                                                           AR2,XIN
       THE MAGNITUDE OF THE FFT IS COMPUTED AND NORMALIZED SO THAT ITS MAXIMUM
                                                                                    RPTK
                                                                                            127
       VALUE HAS A NONZERO BIT AFTER THE BINARY POINT.
                                                                                    IN
                                                                                            *+, PA0
INITIALIZE FFT RAM
* N IS THE SIZE OF THE TRANSFORM. N = 2**M.
                                                                                            AR2, XFFT
                                                                                    LRLK
                                                                                    ZAC
N EQU 128
                                                                                    SACL
                                                                                            MAX
M EQU 7
                                                                                    RPTK
                                                                                            255
                                                                                    SACL
XIN
       EQU 512
                       * LOCATION OF REAL INPUT DATA
                       * LOCATION OF REAL OUTPUT DATA
XOUT
       EQU 640
                                                                                 MOVE REAL DATA FROM INPUT LOCATIONS TO COMPLEX FFT LOCATIONS
XFFT
       EQU 768
                      * LOCATION OF COMPLEX DATA FOR THE FFT
                                                                                    LRLK
                                                                                            AR2, XFFT
* BLOCK B2 DATA MEMORY ALLOCATION (DP = 0 WILL ALWAYS POINT TO B2).
                                                                                           ARO,2
                                                                                    LARK
                                                                                            127
                                                                                    RPTK
XΤ
       EQU 96
                      * TEMPORARY - REAL PART
                                                                                    BLKD
                                                                                            XIN, *0+
YT
       EQU 97
                       * TEMPORARY - IMAGINARY PART
       EQU 98
                      * 1ST INDEX
                                                                                MOVE SQUARED MAGNITUDE OF PREVIOUS COMPUTATION TO OUTPUT LOCATIONS
IA
       EQU 99
                       * INDEX TO TWIDDLE FACTORS
       EQU 100
ΙE
                       * INCREMENT TO IA
                                                                                    LRLK
                                                                                            AR2. XOUT
       EQU 101
HOLDN
                       * CONTAINS VALUE N
                                                                                    RPTK
                                                                                            127
QUARTN
       EQU 102
                       * CONTAINS VALUE N/4
                                                                                    BLKD
                                                                                           XFFT, *+
N1
       EQU 103
                       * INCREMENT TO I.
N2
       EQU 104
                      * SEPARATION OF I AND L
                                                                                FFT COMPUTATION
       EQU 105
                       * LOOP COUNTER
       EQU 106
                       * BIT REVERSAL INDEX COUNTER
                                                                            KLOOP
                                                                                         LAC N2.15
ONE
       EQU 107
                       * CONTAINS VALUE 1
                                                                                         SACH N1.1
                                                                                                         * N1 = N2
IADDR
       EQU 108
                      * CONTAINS INPUT
                                                                                         SACH N2
                                                                                                         * N2 = N2/2
SINTBL
       EQU 109
                       * SINE TABLE POINTER
                                                                                         ZAC
SIN
       EQU 110
                       * SINE LOCATION
                                                                                         SACL IA
                                                                                                         * IA = 0
cos
       EQU 111
                       * COSINE LOCATION
                                                                                         SACL J
                                                                                                         * .1 = 0
MAX
       EQU 112
                      * MAX VALUE OF THE SQR MAGNITUDE OF FFT
                                                                                         LAR AR2.N2
                                                                                                         * AR2 CONTAINS J VALUE
                                                                                         MAR *-, AR3
                                                                                                         * START AT N2-1
* BEGIN PROGRAM MEMORY SECTION.
                                                                                        LALK
                                                                                               SINE
                                                                                        SACL
                                                                                               SINTBL
                                                                                                         * SINE TABLE BASE ADDRESS
LAC J,1
                                                                            JUONE
         AORG O
                                                                                            SACL I
                                                                                                         * I = J (DATA ORGANIZED AS REAL VALUE FOLLOWED
RSVECT
         B 32
                                                                                                           BY IMAGINARY SO THAT ADDRESS I IS 2 TIMES J).
         AORG 32
INIT
         LDPK 0
                            * ALWAYS POINT TO B2 FOR TEMP STORAGE
                                                                            ILOOP
                                                                                              LAR ARO, I
         CNED
                                                                                               LAR ARS, IADDR
                                                                                                                   * LOAD INPUT BASE ADDRESS
         SOVM
                                                                                               MAR *0+
                                                                                                                   * AR3 = I + IADDR
         SSXM
                            * 32010 ARITHMETIC
                                                                                               LAR ARO,N1
                                                                                                                   * ADD N2*2 (N1 = N2*2)
         SPM 1
                            * SHIFT PRODUCT LEFT BY 1
                                                                                              LAC *0+,15
                                                                                                                   * LOAD (1/2)XI, POINT TO XL
         LACK 1
                                                                                                                     (L = I + N2)
         SACL ONE
                                                                                               SUB *,15
                                                                                                                   * XT = (1/2)(XI - XL)
         SACL IE
                            * INITIALIZE IE = 1
                                                                                               SACH XT
                                                                                                                   * STORE XT ON PAGE O
         LALK N
                                                                                               ADDH #0-
                                                                                                                   * XI = (1/2)(XI + XL), POINT TO XI
         SACL HOLDN
                            * HOLDN = N
                                                                                               SACH *+
                                                                                                                   * STORE XI, POINT TO YI
```

```
LAC *0+,15
                                        * LOAD (1/2)YI, POINT TO YL
                                                                                                           MAR +0+.AR2
                                                                                                                          *I = I + IADDR
                   SUB *.15
                                        * YT = (1/2)(YI - YL)
                                                                                  * SWAP I AND L VALUES.
                                                                                                           ZALH *, AR3
                   SACH YT
                   ADDH *0-
                                        * YI = (1/2)(YI + YL), POINT TO YI
                                                                                                           ADDS *
                                        * STORE YI. POINT TO YL
                                                                                                           SACH *+, 0, AR2
                                                                                                                          * X(I) = X(J)
                   SACH #0+
                                                                                                                           * X(J) = X(I)
                                                                                                           SACL *+
                LAC
                         SINTBL
                                                                                                           ZALH *, AR3
                TBLR
                        SIN
                                        * READ IN SINE
                ADD
                        QUARTN
                                                                                                           ADDS *
                TBLR
                        COS
                                        * READ IN COSINE
                                                                                                           SACH *.O.AR2
                                                                                                                           * Y(I) = Y(J)
                                                                                                           SACL #,0,AR3
                                                                                                                          \star Y(J) = Y(I)
                        cos
                                                                                                  LAC HOLDN
                LT
                                                                                  NOSWAP
                MPY
                        ΥT
                                        * YT*COS-->P
                                                                                                   SACL K
                                                                                                                                   * K = N
                LTP
                        SIN
                                                                                  INLOOP
                                                                                                           LAC J
                                        * XT*SIN-->P
                                                                                                           SUB
                                                                                                                                   * IF J >= K THEN
                MPY
                        ΧТ
                                                                                                           BLZ OUTLOP, *, AR4
                SPAC
                                        * YL = XT*COS - XT*SIN
                                                                                                                   SACL J
                                                                                                                                   * J = J - K
                SACH
                        *-
                MPY
                        ΥT
                                        * YT*SIN-->P
                                                                                                                   LAC K,15
                LTP
                                                                                                                   SACH K
                        cos
                                                                                                                                   * K = K/2.
                                                                                                                      INLOOP
                MPY
                        ΧТ
                                        * XT*COS-->P
                                                                                                  ADD K,1
                APAC
                                                                                  OUTLOP
                SACH
                                        * XL = XT*COS + YT*SIN
                                                                                                  SACL J
                                                                                                                                   * L = L + J
                                                                                                  LAC I
                                                                                                  ADD ONE, 1
* ADD INCREMENT FOR NEXT LOOP.
                                                                                                                                   * INCREMENT I
                                                                                                  SACL I
                                                                                                   BANZ DRLOOP, *-, AR2
                   LAC I
                   ADD N1,1
                                        *I = I + N1
                                                                                      COMPUTE THE MAXIMUM VALUE OF THE SQUARED MAGNITUDE OF FFT
                   SACL I
                   SUB HOLDN, 1
                                        * WHILE I < N
                   BLZ ILOOP
                                                                                          LRLK
                                                                                                  AR2, XFFT
                                                                                          LARK
                                                                                                  AR3, 127
               LAC SINTBL
                                     * INDEX SINTBL POINTER BY IE
                                                                                  LOOP1
               ADD IE
                                                                                          ZAC
               SACL SINTBL
                                                                                          MPYK
                                                                                                  0
                                                                                                                               * X(I)**2
                                                                                          SQRA
                                                                                                  #+
               LAC J
                                                                                          SQRA
                                                                                                                               * Y(I)**2
                                                                                                   *+.AR3
                                        * J = J + 1
               ADD ONE
                                                                                          APAC
                                                                                                                               * IADDR = X(I)**2 + Y(I)**2
               SACL J
                                                                                          SACH
                                                                                                   IADDR
               LARP 2
                                                                                          SUBH
                                                                                                   MAX
               BANZ JLOOP, *-, AR3
                                                                                                  CONT
                                                                                          BLEZ
                                                                                          LAC
                                                                                                   IADDR
            LAC IE, 1
                                                                                          SACL
                                                                                                  MAX
            SACL IE
                                        * IE = 2 * IE
                                                                                          BANZ
                                                                                  CONT
                                                                                                  LOOP1, *-, AR2
            LARP 1
                                                                                      NORMALIZE THE MAX VALUE TO FIND EXPONENT
            BANZ KLOOP, *-, AR2
* DIGIT REVERSE COUNTER FOR RADIX-2 FFT COMPUTATION.
                                                                                          LARK
                                                                                                  AR2,0
                                                                                          ZALH
                                                                                                  MAX
DRC2
        ZAC
                                                                                          RPTK
                                                                                                  14
        SACL I
                                                                                                                               * AR2 CONTAINS EXPONENT
                                                                                          NORM
                                                                                                                               * -STORE EXPONENT IN I
        SACL J
                                                                                          SAR
                                                                                                   AR2, I
        LAR ARO, IADDR
        LARP 4
                                                                                      COMPUTE SQUARED MAGNITUDE OF FFT
       LAR AR4, HOLDN
                                        * FOR I = 0 TO N-2
        MAR #~
                                                                                          LRLK
                                                                                                   AR2.XFFT
        MAR *-, AR2
                                                                                                   AR1, XFFT
                                                                                          LRLK
DRLOOP
                SUB J
                                                                                          LARK
                                                                                                  AR3,127
                                        * IF I < J, THEN SWAP
                BGEZ NOSWAP
                                                                                  L00P2
                                                                                          ZAC
                        LAR AR2,J
                                                                                          MPYK
                                                                                                  0
                        MAR *0+, AR3
                                        * J = J + IADDR
                                                                                          SORA
                                                                                                   *+
                                                                                                                               * X(I)**2
                        LAR ARS, I
                                                                                          SQRA
                                                                                                  *+, AR1
                                                                                                                               * Y(I)**2
```

DATA >7885 DATA >7642 DATA >7386

```
APAC
                                                                                      DATA >70E3
        SFR
                                                                                     DATA DADCA
        RPT
                1
                                                                                     DATA DEAGE
        SEL
                                            * NORMALIZE RESULT
                                                                                     DATA >66DO
        SACH
                *+.0.AR3
                                            * XOUT(I) = X(I)**2 + Y(I)**2
                                                                                     DATA >62F2
        BANZ
               LOOP2, *-, AR2
                                                                                     DATA >5ED7
                                                                                     DATA >5A82
    OUTPUT SQUARED MAGNITUDE
                                                                                     DATA >55F6
                                                                                     DATA >5134
        LRLK
                AR2, XFFT
                                                                                      DATA >4040
        RPTK
                127
                                                                                     DATA >471D
       OUT
               *+,PA2
                                                                                      DATA >41CE
                                                                                     DATA >3057
* FFT COMPLETE.
                                                                                      DATA D36BA
                                                                                     DATA DIGGE
WHOA
       B WHOA
                                                                                     DATA >2B1F
                                                                                     DATA >2528
* COEFFICIENT TABLE (SIZE OF TABLE IS 3N/4).
                                                                                      DATA >1F1A
                                                                                     DATA >18F9
SINE EQU $
                                                                                     DATA >1208
      DATA >0
                                                                                     DATA DOSC
     DATA >648
                                                                                      DATA 9648
     DATA >CSC
                                                                                     DATA >0
     DATA >1208
                                                                                      DATA DE988
      DATA >18F9
                                                                                      DATA, >F374
     DATA >1F1A
                                                                                      DATA DED38
      DATA >2528
                                                                                     DATA >E707
     DATA >2B1F
                                                                                     DATA DEGE
      DATA >30FC
                                                                                     DATA >DADS
     DATA >36BA
                                                                                      DATA >D4E1
     DATA >3057
                                                                                     DATA >CF04
     DATA >41CE
                                                                                      DATA >0946
      DATA >471D
                                                                                      DATA >C3A9
     DATA >4040
                                                                                      DATA >BE32
      DATA >5134
                                                                                     DATA >B8É3
     DATA >55F6
                                                                                     DATA >B3CO
     DATA >5A82
                                                                                      DATA DAECC
     DATA >5ED7
                                                                                      DATA >AAOA
     DATA >62F2
                                                                                     DATA >A57E
     DATA >66DO
                                                                                     DATA >A129
     DATA >6A6E
                                                                                     DATA >9DOE
     DATA >6DCA
                                                                                      DATA >9930
     DATA >70E3
                                                                                     DATA >9592
     DATA >73B6
                                                                                     DATA >9236
     DATA >7642
                                                                                     DATA >8F1D
     DATA >7885
                                                                                      DATA >8C4A
     DATA >7A7D
                                                                                     DATA >89BE
     DATA >702A
                                                                                     DATA >877B
     DATA >7D8A
                                                                                     DATA >8583
     DATA >7E9D
                                                                                      DATA >83D6
     DATA >7F62
                                                                                     DATA >8276
     DATA >7FD9
                                                                                     DATA >8163
COSINE EQU $
                                                                                     DATA >809E
     DATA >7FFF
                                                                                      DATA >8027
     DATA >7FD9
                                                                                     END
     DATA >7F62
     DATA >7E9D
     DATA >7D8A
     DATA >702A
     DATA >7A7D
```

## APPENDIX G A 256-POINT, RADIX-2 DIF FFT IMPLEMENTATION (LOOPED CODED)

```
BLKP SINE. *+
       IDT 'FFT2'
                                                                                       LRLK AR4. TABLE
                                                                                                           * ADDRESS OF SINE TABLE
                                                                                       LAR ARO, QUARTN
    COOLEY-TUKEY 256-POINT, RADIX-2, DIF FFT PROGRAM FOR THE TMS32020.
                                                                                       MAR +0+, AR2
                                                                                                           * COSTBL = TABLE + N/4, point to J counter
                                                                                       SAR AR4, COSTBL
       SINGLE FFT BUTTERFLY.
                                                                                       LARK AR1, M-1
                                                                                                           * ARI CONTAINS K COUNTER
       COMPLEX INPUT DATA, STORED AS X(I), Y(I), X(I+1), Y(I+1), ...
       USES TABLE LOOKUP (FROM EXTERNAL DATA MEMORY) OF THE TWIDDLE FACTORS.
                                                                                 READ IN 256 COMPLEX POINTS
       INTERMEDIATE VALUES ARE SCALED BY .5 AT EACH STAGE SO AS TO PREVENT
        THE POSSIBILITY OF OVERFLOW.
                                                                                     LRLK
                                                                                             AR2, INPUT
                                                                                             255
                                                                                     RPTK
*************************
                                                                                     IN
                                                                                             *+, PA0
                                                                                     RPTK
                                                                                             255
* N IS THE SIZE OF THE TRANSFORM. N = 2**M.
                                                                                             *+, PAO
                                                                                     IN
                                                                                 FFT COMPUTATION
N EQU 256
                                                                             *
M EQU 8
                                                                             KLOOP
                                                                                          LAC N2,15
INPUT EQU 512
                       * LOCATION OF COMPLEX INPUT DATA IN INTERNAL DATA MEM
                                                                                          SACH N1,1
                                                                                                           * N1 = N2
TABLE EQU 1024
                       * LOCATION OF COEFFICIENT TABLE IN EXTERNAL DATA MEM
                                                                                          SACH N2
                                                                                                           * N2 = N2/2
                                                                                          ZAC
* BLOCK B2 DATA MEMORY ALLOCATION (DP = 0 WILL ALWAYS POINT TO B2).
                                                                                          SACL IA
                                                                                                           * IA = 0
                                                                                          SACL J
                                                                                                           * .1 = 0
хт
       FOIL 96
                       * TEMPORARY -- REAL PART
                                                                                          LAR AR2, N2
                                                                                                           * AR2 CONTAINS J VALUE
YT
       EQU 97
                       * TEMPORARY - IMAGINARY PART
                                                                                          MAR #-. AR3
                                                                                                           * START AT N2-1
       EQU 98
                       * 1ST INDEX
                                                                                          LAR AR4, COSTBL * COSINE TABLE BASE ADDRESS
IΑ
       EQU 99
                       * INDEX TO TWIDDLE FACTORS
ΙE
       EQU 100
                       * INCREMENT TO IA
       EQU 101
                                                                                             LAC J.1
HOLDN
                       * CONTAINS VALUE N
                                                                             JLOOP
QUARTN
       EQU 102
                       * CONTAINS VALUE N/4
                                                                                             SACL I
                                                                                                           * I = J (DATA ORGANIZED AS REAL VALUE FOLLOWED
                                                                                                             BY IMAGINARY SO THAT ADDRESS I IS 2 TIMES J).
       EQU 103
                       * INCREMENT TO I.
N1
       EQU 104
                       * SEPARATION OF I AND L
N2
J
       FQU 105
                       * LOOP COUNTER
                                                                             ILOOP
                                                                                                LAR ARO, I
K
       EQU 106
                       * BIT REVERSAL INDEX COUNTER
                                                                                                LAR ARS. IADDR
                                                                                                                     * LOAD INPUT BASE ADDRESS
                                                                                                                     * AR3 = I + IADDR
ONE
       EQU 107
                       * CONTAINS VALUE 1 /
                                                                                                MAR *0+
      EQU 108
LADDR
                       * CONTAINS INPUT
                                                                                                LAR ARO, NI
                                                                                                                     * ADD N2*2 (N1 = N2*2)
COSTBL EQU 109
                       * COSTBL = TABLE + N/4
                                                                                                LAC #0+.15
                                                                                                                     * LOAD (1/2)XI, POINT TO XL
                                                                                                                      (L = I + N2)
                                                                                                SUB *,15
                                                                                                                     * XT = (1/2)(XI - XL)
                                                                                                                     * STORE XT ON PAGE 0
* BEGIN PROGRAM MEMORY SECTION.
                                                                                                SACH XT
                                                                                                                     * XI = (1/2)(XI + XL), POINT TO XI
                                                                                                ADDH *0-
*******************************
                                                                                                SACH *+
                                                                                                                     * STORE XI, POINT TO YI
                                                                                                                     * LOAD (1/2)YI, POINT TO YL
                                                                                                LAC #0+.15
                                                                                                                     * YT = (1/2)(YI - YL)
         AORG O
                                                                                                SUB *,15
RSVECT
                                                                                                SACH YT
         A0RG 32
                                                                                                ADDH *0-
                                                                                                                     * YI = (1/2)(YI + YL), POINT TO YI
INIT
         LDPK 0
                             * ALWAYS POINT TO B2 FOR TEMP STORAGE
                                                                                                                     * STORE YI, POINT TO YL
                                                                                                SACH *0+.0.AR4
                                                                                                                      AR4 POINTS TO COSTBL
         SOVM
          SSXM
                             * 32010 ARITHMETIC
                                                                                                LAR AROLQUARTN
          SPM 1
                             * SHIFT PRODUCT LEFT BY 1
                                                                                                                     * LOAD T WITH COS, POINT TO SIN
                                                                                                LT
                                                                                                     *0~
         LACK 1
                                                                                                MPY YT
                                                                                                LTP *0+, AR3
          SACL ONE
                                                                                                                     * ACC <-- C*YT, POINT TO YL
          SACL IE
                             * INITIALIZE IE = 1
                                                                                                MPY XT
         LALK N
                                                                                                SPAC
                                                                                                                     * YL = C*YT - S*XT
         SACL HOLDN
                             * HOLDN = N
                                                                                                SACH *-,0,AR4
                                                                                                                     * STORE YL
         SACL N2
                             * INITIALIZE N2 = N
                                                                                                MPY YT
         LAC HOLDN.14
                                                                                                LTP *.AR3
                                                                                                                     * ACC <-- S*YT, POINT TO XL
         SACH QUARTN
                             * QUARTN = N/4
                                                                                                MPY XT
         LRLK AR3, INPUT
                             * ADDRESS OF COMPLEX INPUT DATA
                                                                                                APAC:
                                                                                                                     * XL = C*XT + S*YT
                                                                                                                     * STORE XL
         SAR ARS. LADDR
                             * STORE ON PAGE O
                                                                                                SACH *
         LRLK AR4. TABLE
                             * ADDRESS OF SINE TABLE
         LARP 4
         RPTK 191
                                                                             * ADD INCREMENT FOR NEXT LOOP.
                             * MOVE 192 COEFFICIENTS
```

```
OUTPUT FFT VALUES
                   LAC I
                                                                                                  AR2, INPUT
                   ADD N1,1
                                        * I = I + N1
                                                                                          LRLK
                                                                                          RPTK
                                                                                                  255
                   SACL I
                   SUB HOLDN, 1
                                        * WHILE I < N
                                                                                          OUT
                                                                                                  *+, PA1
                   BLZ ILOOP
                                                                                          RPTK
                                                                                                  255
                                                                                          OUT
                                                                                                  *+, PA1
                                     * INDEX COSTBL POINTER BY IE
               LAR ARO. IE
                                                                                     FFT COMPLETE.
               LARP 4"
               MAR #0+, AR2
                                                                                  WHOA
                                                                                          B WHOA
               LAC J
               ADD ONE
                                        * J = J + 1
                                                                                  * COEFFICIENT TABLE (SIZE OF TABLE IS 3N/4).
               SACL J
               BANZ JLOOP, #-, AR3
                                                                                  SINE EQU $
                                                                                        DATA >0
            LAC IE, 1
            SACL IE
                                        * IE = 2 * IE
                                                                                        DATA >324
            LARP 1
                                                                                        DATA >648
                                                                                        DATA >96B
            BANZ KLOOP, *-, AR2
                                                                                        DATA >C8C
* DIGIT REVERSE COUNTER FOR RADIX-2 FFT COMPUTATION.
                                                                                        DATA >FAB
                                                                                        DATA >1208
DRC2
        ZAC
                                                                                        DATA >15E2
                                                                                        DATA >18F9
        SACL I
                                                                                        DATA >1COC
        SACL J
        LAR ARO, IADDR
                                                                                        DATA >1F1A
                                                                                        DATA >2224
        LARP 4
                                                                                        DATA >2528
        LAR
             AR4, HOLDN
                                        * FOR I = 0 TO N-2
        MAR
                                                                                        DATA >2827
             #-
                                                                                        DATA >2B1F
        MAR
             #-. AR2
                                         * IF I < J, THEN SWAP
                                                                                        DATA >2E11
DRLOOP
                SUB
                BGEZ NOSWAP
                                                                                        DATA >30FC
                                                                                        DATA >33DF
                        LAR AR2,J
                                                                                        DATA >36BA
                        MAR #0+, AR3
                                         * J = J + IADDR
                                                                                        DATA >398D
                        LAR AR3, I
                                                                                        DATA >3C57
                        MAR
                             #0+,AR2
                                        *I = I + IADDR
                                                                                        DATA >3F17
* SWAP I AND L VALUES.
                                                                                        DATA >41CE
                                                                                        DATA >447B
                        ZALH *.AR3
                         ADDS *
                                                                                        DATA >471D
                         SACH *+, 0, AR2
                                        * X(I) = X(J)
                                                                                        DATA >49B4
                                                                                        DATA >4C40
                         SACL *+
                                         (I)X = (U)X *
                                                                                        DATA >4ECO
                                                                                        DATA >5134
                        ZALH *, AR3
                         Anns +
                                                                                        DATA >539B
                         SACH *,0,AR2
                                         (U)Y = (I)Y *
                                                                                        DATA >55F6
                         SACL *, 0, AR3
                                        * Y(J) = Y(I)
                                                                                        DATA >5843
NOSWAP
                LAC HOLDN
                                                                                        DATA >5A82
                SACL K
                                                                                        DATA >5CB4
                         LAC J
                                                                                        DATA >5ED7
INLOOP
                         SUB
                                                 * IF J >= K THEN
                                                                                        DATA >60EC
                         BLZ OUTLOP, *, AR4
                                                                                        DATA >62F2
                                 SACL J
                                                 * J = J - K
                                                                                        DATA >64E9
                                                                                        DATA >66DO
                                 LAC K, 15
                                SACH K
                                                 * K = K/2.
                                                                                        DATA >68A7
                                     INLOOP
                                                                                        DATA >6A6E
                ADD K,1
                                                                                        DATA >6C24
OUTLOP
                                                                                        DATA >6DCA
                SACL J
                                                 * L = L + J
                LAC I
                                                                                        DATA >6F5F
                                                                                        DATA >70E3
                ADD ONE, 1
                                                                                        DATA >7255
                SACL I
                                                 * INCREMENT I
                                                                                        DATA >73B6
                BANZ DRLOOP, #-, AR2
                                                                                        DATA >7505
```

DATA DATA DATA	
DATA DATA	>798A >7A7D
DATA	>7B5D
DATA DATA	>7C2A >7CE4
DATA	>7D8A
DATA	>7E1E
DATA	>7E9D >7F0A
DATA	>7F62
DATA	>7FA7
DATA	>7FD9 >7FF6
COSINE EQU	\$
DATA	>7FFF >7FF6
DATA	>7FD9
DATA	>7FA7
DATA	>7F62 >7F0A
DATA	>7E9D
DATA	>7E1E
DATA DATA	>7D8A >7CE4
DATA	>7C2A
DATA	>7B5D
DATA	>7A7D >798A
DATA	>7885
DATA	>776C
DATA	>7642 >7505
DATA	>73B6
DATA	>7255
DATA DATA	>70E3 >6F5F
DATA	>6DCA
DATA	>6C24
DATA DATA	>6A6E >68A7
DATA	>66D0
DATA	>64E9
DATA DATA	>62F2 >60EC
DATA	>5ED7
DATA	>5CB4
DATA	>5A82 >5843
DATA	>55F6
DATA	>539B >5134
DATA	>4EC0
DATA	>4C40
DATA DATA	>49B4 >471D
DATA	>447B
DATA	>41CE
DATA DATA	>3F17 >3C57
DATA	>398D

DATA	>36BA
DATA	>33DF
DATA	>30FC
DATA	>2E11
DATA	>2B1F
DATA	>2827
DATA	>2528
DATA	>2224
DATA	>1F1A
DATA	>1000
	>18F9
DATA	21000
DATA	>15E2 >12C8
DATA	
DATA	>FAB
DATA	>080<
DATA	>96B
DATA	>648
DATA	>324
DATA	>0
DATA	>FCDC
	>F9B8
DATA	
DATA	>F695
DATA	>F374
DATA	>F055
DATA	>ED38
DATA	>EA1E
DATA	>E707
DATA	>E3F4
DATA	>E0E6
	>BDDC
DATA	
DATA	>DAD8
DATA	>0709
DATA	>D4E1
DATA	>D1EF
DATA	>CF04
DATA	>CC21
DATA	>0946
DATA	>0673
DATA	>C3A9
DATA	
DATA	
DATA	>BE32
DATA	>BB85
DATA	>B8E3
DATA	>B640
DATA	>B3C0
DATA	>B140
DATA	>AECC
DATA	DAC65
DATA	>AAOA
DATA	>A7BD
DATA	>A57E
DATA	>A340
DATA	>A129
DATA	>9F14
DATA	>9D0E
DATA	>9B17
DATA	>9930
DATA	>9759
DATA	>9592
DATA	>93DC
DATA	>9236
	>90A1
DATA	
DATA	>8F1D

```
DATA >80AB
DATA >8C4A
DATA >8C4A
DATA >8C4B
DATA >8AFB
DATA >8AFB
DATA >889E
DATA >889E
DATA >889A
DATA >847B
DATA >8458
DATA >8458
DATA >8458
DATA >831C
DATA >831C
DATA >8316
DATA >8316
DATA >8466
DATA >8316
DATA >8059
DATA >8059
DATA >8007
DATA >8007
DATA >8007
DATA >8007
```

## 5. Companding Routines for the TMS32010/TMS32020

Lou Pagnucco and Cole Erskine
Digital Signal Processing - Semiconductor Group
Texas Instruments

### INTRODUCTION


In Pulse Code Modulation (PCM) systems, which are commonly used in public and private (PBX) telephone networks, samples of an analog speech waveform are encoded as binary words and transmitted serially usually at a rate of 8000 samples per second. This digitized data is communicated most efficiently if the amplitude of the waveform is compressed to logarithmic scale before transmission (reducing the number of bits required for their representation), and then expanded at the receiver.

The conversion to logarithmic scale insures that low-amplitude signals are digitized with a minimal loss of fidelity. This procedure of first compressing and then expanding the signal is known as "companding" (COMpressing and exPANDING). Figures 1(a) and 1(b) show the procedures involved in companding, typically accomplished by a hardware device called a codec or combo-codec (the combined PCM codec and filter). I Since codecs are inexpensive, they have been widely used as input/output (I/O) devices for analog signals in many digital signal processing applications, such as digital telephony.

In a digital signal processing system that incorporates codecs, a reversed companding process is required as shown in Figure 1(c). The compressed PCM data is first converted to linear PCM to be processed by the digital signal processor. After the digital signal processing, the processed linear PCM is then compressed before sending it to the codec to produce an analog output signal.

The TMS320 family of digital signal processors is designed for numeric-intensive applications. Because of the processor's high speed, the companding (actually an expandand-compress procedure) described in Figure 1(c) can be performed with minimum execution time and program requirements. This allows the processor to dedicate most of its resources for real-time digital signal processing applications, such as filtering, tone generation/detection, transcoding, vocoding, and echo cancellation. Companding can be performed in software in two ways: (1) by calculating the companding algorithm in real-time, or (2) by looking up a table pregenerated using the algorithm. The lookup-table approach naturally requires more storage, but it provides faster execution than the algorithmic approach. The tradeoff must be made by the digital signal processing designer between memory and speed requirements. In addition, companding can be accomplished externally in hardware (see the application report, "Telecommunications Interfacing to the TMS32010"), 3

The main portion of this report presents four TMS32010 programs that implement the standard companding algorithms. The TMS32010 is the first generation of the TMS320 family of digital signal processors. Three programs for companding, which use the TMS32020, the second-generation digital signal processor, are included in the appendix. One of these programs uses the lookup-table approach. Note that no special effort is taken to further optimize these programs for any particular application. The purpose of this report is to show how companding can be



performed by both generations of digital signal processors. Other application reports are available, which show how the companding routines can be optimized for special applications, such as Adaptive Differential Pulse Code Modulation (ADPCM)<sup>2</sup> and telecommunication interfaces<sup>3</sup> using the TMS32010, and echo cancellation<sup>4</sup> using the TMS32020.

### COMPANDING

In any sampled data system, the analog-to-digital (A/D) conversion process introduces quantization noise. For the usual linear A/D encoding scheme, the digitized code word is a truncated binary representation of the analog sample. The effect of this truncation is most pronounced for small signals. For voice transmission, this is undesirable since most information in speech signals resides in the lower amplitudes even though speech signals typically require a wide dynamic range. This can be remedied by adjusting the size of the quantization interval so that it is proportional to the input signal level. In this case, the quantization interval is small for small amplitude signals and larger for larger signals. Consequently, lower amplitudes are represented with more quantization levels and, therefore, with greater resolution.


The resulting encoding scheme is logarithmic in nature and has the property of yielding the greatest dynamic range for a given signal-to-noise ratio and word length. Companding is defined by two international standards based on this relation — both compress the equivalent of 13 bits of dynamic range into 7. The standard employed in the United States and Japan is known as the  $\mu$ -255 law companding characteristic and is given by the equation

$$F(x) = sgn(x) \quad \frac{\ln(1 + \mu |x|)}{\ln(1 + \mu)}$$

where:

F(x) is the compressed output value x is the normalized input signal (between -1 and 1)  $\mu$  is the compression parameter (= 255 in North America) sgn(x) is the sign ( $\pm$ ) of x

The European standard is referred to as A-law companding and is defined by the equation



<sup>\*</sup> This is the bit pattern transmitted for positive input values. The left-most bit is a 0 for negative input values,

Figure 2. Companding Curve of the  $\mu$ -Law Compander (from Reference 5)

$$sgn(x) \quad \frac{A|x|}{1 + ln(A)} \quad for \quad 0 \le |x| < \frac{1}{A}$$

$$F(x) = sgn(x) \quad \frac{(1 + ln \mid A|x|)}{1 + ln(A)} \quad for \quad \frac{1}{A} \le |x| \le 1$$

where:

F(x) is the compressed output value x is the normalized input signal (between -1 and 1) A is the compression parameter (= 87.6 in Europe) sgn(x) is the  $sign(\pm)$  of x

In practice, the code word is actually inverted before transmission. Low amplitude signals tend to be more numerous than large amplitude samples. Consequently, inverting the bits increases the density of positive pulses on the transmission line which improves the performance of timing and clock recovery circuits.

## μ-255 COMPANDING

Eight-bit sign-magnitude words can represent 255 different code words. This made 255 the most convenient choice for the  $\mu$ -law companding parameter. This companding characteristic exhibits the valuable property of being closely approximated by a set of eight straight-line segments, as shown in Figure 2.5 This figure illustrates how the input sample values of successively larger intervals are compressed into intervals of uniform size. The slope of each segment is exactly one-half that of the preceding one. The step size between adjacent code words is doubled in each succeeding segment. This property allows the conversion to and from a linear format to be done very efficiently.

## TMS32010 Algorithm

Uniformly quantized 14-bit sign-magnitude numbers are compressed into 8-bit signed  $\mu$ -255 code words by the

program 'MULAWCMP' and expanded to their original amplitude by the program 'MULAWEXP', both listed and flowcharted in the Program Listings section. The code word Y, formed by MULAWCMP, has the format Y = PSSSQQQQ composed of:

Polarity bit: P

3-bit segment number: SSS

4-bit quantization bin number: QQQQ

The encoding algorithm is best understood by examining the segment endpoints of Table 1, which begin with the values 31, 95, 223,..., 4063.

Note that

$$31 = 26 - 33 
95 = 27 - 33 
223 = 28 - 33 
. . .$$

$$4063 = 212 - 33$$

so that if 33 is added to each value in the table, the end points become powers of two.

This means that the segment number corresponding to a number N (which is to be encoded) can be determined by finding the most significant '1' bit in the binary representation of N+33. Furthermore, as Table 2 indicates, the following four bits make up the quantization bin number. The remaining bits are discarded.

On expansion, these lost bits are assumed to have been the median of the possible numbers which these lost bits could have represented — a one followed by zeroes (see Table 3). This rounding limits the loss in accuracy.

Table 1. Encoding/Decoding Table for μ-255 PCM\* (Courtesy of John Wiley & Sons, see Reference 6)

Input Amplitude Range	Step Size	Segment Code S	Quantization Code Q	Code Value	Decoder Amplitude
0-1	1		0000	0	0
1-3			0001	1	2
3-5	2	000	0010	2	4
			•		•
•					
29-31			1111	15	30
31-35			0000	16	33
			•	•	
	4	001		•	•
					<u>:</u>
91-95			1111	31	93
95-103			0000	32	99
•	•	010	•	•	•
•	8	010	•	•	•
215-223			1111	47	219
223-239			0000	48	231
•	16	011			
463-479			1111	63	471
479-511			0000	64	495
	32	100			
959-991			1111	79	975
991-1055	•		0000	80	1023
					•
•	64	101	•		•
				•	
1951-2015			1111	95	1983
2015-2143			0000	96	2079
•	128	110		•	•
•	120	110	:		:
3935-4063			1111	111	3999
4063-4319			0000	112	4191
	256	111			
				•	
7903-8159			1111	127	8031

<sup>\*</sup> This table displays magnitude encoding only. Polarity bits are assigned as "0" for positive and "1" for negative. In transmission, all bits are inverted.

Table 2. μ-255 Binary Encoding Table\*

				Bla	sed	Input	Valu	108					Compressed Code Word
Bit: 12	11	10	9	8	7	6	5	4	3	2	1	0	Bit: 6 1/5 4 3 2 1 0
0	0	0	0	0	0	0	1	Q3	$\mathbf{q}_2$	Q <sub>1</sub>	Q <sub>0</sub>	x	0 0 0 03 02 01 00
0	0	0	0	0	0	1	$\alpha_3$	$a_2$	$Q_1$	QΟ	x	x	0 0 1 Q3 Q2 Q1 Q0
0	0	0	0	0	1	$a_3$	$\mathbf{q_2}$	$Q_1$	$\sigma_0$	×	x	x	0 1 0 Q3 Q2 Q1 Q0
0	0	0	0	1	$\mathbf{q}_3$	$\mathbf{q}_{2}$	$\mathbf{q}_1$	$a_0$	x	x	x	x	0 1 1 Q3 Q2 Q1 Q0
0	0	0	1	QЗ	$\mathbf{q}_{2}$	$Q_1$	$a_0$	×	x	×	x	x	1 0 0 Q3 Q2 Q1 Q0
0	0	1	QЗ	$\mathbf{q}_{2}$	$Q_1$	QΟ	x	x	x	x	×	x	1 0 1 Q <sub>3</sub> Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub>
0	1	QЗ	$Q_2$	Q1	QΟ	x	x	x	x	x	x	x	1 1 0 Q3 Q2 Q1 Q0
1	$\sigma_3$	$\mathbf{q}_{2}$	$Q_1$	$\sigma_0$	x	x	x	x	x	x	x	x	1 1 1 Q3 Q2 Q1 Q0

<sup>\*</sup>The polarity is not shown in this table.

NOTE: The leading bit is the sign bit.

EXAMPLES:

Table 3. μ-255 Binary Decoding Table\*

		Com	pres	sed C	ode '	Word							Bia	sed C	utpu	t Val	lues				
Bit:	6	5	4	3	2	1	0	Bit:	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	Qз	02	Q <sub>1</sub>	Φ0		0	0	0	0	0	0	0	1	Qз	02	Q <sub>1</sub>	αo	1
	0	0	1	QЗ	$\mathbf{q}_{2}$	$\mathbf{Q}_{1}$	$a_0$		0	0	0	0	0	0	1	Qз	$Q_2$	$Q_1$	$\sigma_0$	1	0
	0	1	0	Qз	$Q_2$	$Q_1$	$\sigma_0$		0	0	0	0	0	1	$\sigma_3$	$\mathbf{q}_{2}$	$Q_1$	$a_0$	1	0	0
	0	1	1	QЗ	$Q_2$	Q1	QΟ		0	0	0	0	1	QЗ	$Q_2$	Q1	QΟ	1	0	0	0
	1	0	0	QЗ	$Q_2$	$Q_1$	$a_0$		0	0	0	1	Qз	$\mathbf{q}_2$	$\mathbf{Q}_{1}$	$\sigma_0$	1	0	0	0	0
	1	0	1	Qз	$\mathbf{q}_2$	$Q_1$	$a_0$		0	0	1	$\sigma_3$	$\mathbf{q}_{2}$	$Q_1$	$\alpha_0$	1	0	0	0	0	0
	1	1	0	Qз	$q_2$	$Q_1$	$a_0$		0	1	$\sigma_3$	$\mathbf{q}_2$	$Q_1$	QΟ	1	0	0	0	0	0	0
	1	1	1	$Q_3$	$Q_2$	$Q_1$	$\mathbf{q}_{0}$	l	1	$Q_3$	$Q_2$	$Q_1$	$\mathbf{q}_{0}$	1	0	0	0	0	0	0	0

<sup>\*</sup> The polarity is not shown in this table.

NOTE: The leading bit is the sign bit.

EXAMPLES:

XAMPLES:
(1) 
$$3C_{16} = (0)011\ 1100_2 - (0)0\ 0001\ 1100\ 1000_2 = +01C8_{16} = +456_{10}$$
REMOVE BIAS
$$456_{10} - 33_{10} = +423_{10}$$
(2)  $E3_{16} = (1)110\ 0011_2 - (1)0\ 1001\ 1100\ 0000_2 = -09C0_{16} = -2496_{10}$ 
REMOVE BIAS
$$-2496_{10} + 33_{10} = -2463_{10}$$

2) 
$$E3_{16} = (1)110\ 0011_2 - (1)0\ 1001\ 1100\ 0000_2 = -0900_{16} = -2496_{10} - (1)0000_2 = -2496_{10} - (1)000_2 = -2400_2 = -$$

### Performance

Analysis of the PCM µ-255 companding system of Figure 1 shows that the approximated digital values approach the original inputs closely, with a signal-to-quantization noise ratio of 39.3 dB for a full-range sinusoid.6 In general, voice signals have smaller quantization errors but lower signal power, so  $\mu$ -255 performance in voice transmission is approximately the same. The signal-to-quantization noise ratio for μ-255 law encoding is given in Figure 3 for sinusoid inputs. The algorithm space and time requirements are given in Table 4.

XAMPLES: (1)  $+865_{10} = \frac{\text{BIAS}}{\text{BIAS}} + 865_{10} + 33_{10} = +898_{10} = +382_{16} = (0)0\ 0011\ 1000\ 0010_2 \rightarrow (0)100\ 1100_2$ (2)  $-2513_{10} = -2513_{10} -33_{10} = -2546_{10} = -9F2_{16} = (1)0\ 1001\ 1111\ 0010_2 \rightarrow (1)110\ 0011_2$ 




Figure 3. Signal-to-Quantizing Noise of  $\mu$ -Law Coding with Sinewave Inputs (Courtesy of John Wiley & Sons, see Reference 6)

Table 4. Summary of μ-Law Program Space and Time Requirements

Function	Word Mem		Program Cy	cles	Time Required †
	Program	Data	Initialization	Loop <sup>‡</sup>	<b>µsec</b>
Compress	105	13	17	40	8.0
Expand	46	8	6	23	4.6

<sup>&</sup>lt;sup>†</sup> Assuming initialization

<sup>‡</sup>Worst case


### A-LAW COMPANDING

The companding characteristic recommended by CCITT and adopted in Europe is the 'A-law' standard. Not only can this characteristic be approximated with linear segments, as with the  $\mu$ -law approximation, but a portion of the rule is linear by definition.

The A-law programs 'ALAWCOMP' and 'ALAWEXP' are listed and flowcharted in the Program Listings section. They differ from the  $\mu$ -law routines in the

handling of the first segment. This segment is defined to be exactly linear for the A-law. Also, biasing is not required before conversion. The inputs should be scaled to a maximum value of 4096 for representation, as opposed to 8158 for the  $\mu$ -law case. Since this allows for a minimum step less refined than the  $\mu$ -law, the A-law characteristic provides less fidelity for small signals but is superior in terms of dynamic range.

Figures 4 and 5 and Tables 5, 6, and 7 presented below  $\bar{}$  are analogous to those given above for  $\mu$ -law.



<sup>\*</sup>For positive input values. The left-most bit is a 0 for negative input values. Even bits (beginning with 1 at the left) are inverted before transmission.

Figure 4. Companding Curve of the A-Law Compander (from Reference 5)

Table 5. Segmented A-Law Encoding/Decoding Table (Courtesy of John Wiley & Sons, see Reference 6)

Input Amplitude Range	Step Size	Segment Code S	Quantization Code Q	Code Value	Decoder Amplitude
0-2			0000	0	1
2-4		000	0001	1	3
		000			
•			•	•	•
			•	•	•
30-32			1111	15	31
32-34	2		0000	16	33
•		001	•	•	•
•		001	•	•	•
62-64			1111	31	63
64-68			0000	32	66
•	4	010	•	•	•
•	4	010	•	•	•
124-128			1111	47	126
128-136			0000	48	132
•	•	044	•	•	•
•	8	011	•	•	•
248-256 256-272			1111 0000	63 64	252 264
•	16	100	•	•	•
•	10	100	•	•	•
496-512			1111	79	504
512-544			0000	80	528
512-544					
•	32	101	•	:	•
	52	101		•	•
992-1024			1111	95	1008
1024-1088			0000	96	1056
•	64	110	•	•	:
				· ·	•
1984-2048			1111	111	2016
2048-2176			0000	112	2112
•	128	111			
	120			:	•
3968-4096			1111	127	4032

Table 6. A-Law Binary Encoding Table\*

				Ir	put '	Value	98							Com	pres	sed C	ode '	Word	l
Bit: 11	10	9	8	7	6	5	4	3	2	1	0	Bit:	6	5	4	3	2	1	0
0	0	0	0	0	0	0	Qз	02	<b>Q</b> 1	Q <sub>0</sub>	x		0	0	0	Ω3	02	Q <sub>1</sub>	ď
0	0	0	0	0	0	1	QЗ	$\mathbf{q}_2$	$Q_1$	$\sigma_0$	x		0	0	1	QЗ	$Q_2$	$Q_1$	$\sigma_0$
0	0	0	0	0	1	$\sigma_3$	$\mathbf{q}_{2}$	$Q_1$	$\sigma^0$	x	x	1	0	1	0	$\sigma_3$	$\mathbf{q}_2$	$\mathbf{Q_1}$	$\sigma_0$
0	0	0	0	1	QЗ	$Q_2$	Q1	QΟ	×	x	×		0	1	1	QЗ	$Q_2$	Q1	QΟ
0	0	0	1	$\sigma^3$	$\mathbf{q}_2$	$Q_1$	$\sigma_0$	x	x	×	×	1	1	0	0	Qз	$Q_2$	$Q_1$	σo
0	0	1	QЗ	$\mathbf{q}_{2}$	$Q_1$	$\sigma_0$	x	x	x	×	x		1	0	1	QЗ	$\mathbf{q}_{2}$	$\mathbf{Q}_{1}$	QΟ
0	1	$\sigma_3$	$Q_2$	$Q_1$	$a_0$	x	x	x	x	x	x	- 1	1	1	0	Qз	$\mathbf{q}_{2}$	$a_1$	ΦO
1	$\sigma^3$	$Q_2$	$Q_1$	$a_0$	x	x	х	x	x	x	x	- 1	1	1	1	Q3	$\mathbf{q}_2$	<b>Q</b> 1	Ω0

<sup>\*</sup>The polarity is not shown in this table.

NOTE: The leading bit is the sign bit.

### **EXAMPLES:**

- (1)  $+3221_{10} = +C95_{16} = (0) 1100 1001 0101_2 \rightarrow (0) 111 1001_2$ (2)  $-199_{10} = -C7_{16} = (1) 0000 1100 0111_2 \rightarrow (1) 011 1000_2$

Table 7. A-Law Binary Decoding Table\*

	Com	pres	sed C	ode	Word	1						O	utput	Valu	108					
Bit: 6	5	4	3	2	1	0	Bit:	11	10	9	8	7	· 6	5	4	3	2	1	0	
0	0	0	Q3	$a_2$	α <sub>1</sub>	$a_0$	T	0	0	0	0	0	0	0	Qз	02	<b>Q</b> 1	Φ	1	
0	0	1	$\alpha_3$	$a_2$	$Q_1$	$a_0$	1	0	0	0	0	0	0	1	$\sigma_3$	$\mathbf{q}_{2}$	$Q_1$	$\sigma_0$	1	
0	1	0	$\sigma_3$	$a_2$	$Q_1$	$a_0$	İ	0	0	0	0	0	1	$\sigma_3$	$Q_2$	$Q_1$	$a_0$	1	0	
0	1	1	$\sigma_3$	$Q_2$	$\mathbf{Q}_{1}$	$\sigma_0$		0	0	0	0	1	$\sigma_3$	$q_2$	$\mathbf{Q}_{1}$	σo	1	0	0	
1	0	0	$\alpha_3$	$\mathbf{q}_{2}$	$a_1$	$a_0$	1	0	0	0	1	$Q_3$	$Q_2$	$Q_1$	$\sigma_0$	1	0	0	0	
1	0	1	Q3	$Q_2$	$Q_1$	$\alpha_0$		0	0	1	$\sigma_3$	$Q_2$	Q <sub>1</sub>	$\mathbf{q}_{0}$	1	0	0	0	0	
1	1	0	Q3	02	Q1	QO		0	1	QЗ	Q2	Q1	Qo	1	0	0	0	0	0	
1	1	1	$q_3$	$Q_2$	$Q_1$	$q_0$		1	$q_3$	$Q_2$	Q <sub>1</sub>	$\sigma^{0}$	1	0	0	0	0	0	0	

<sup>\*</sup> The polarity is not shown in this table.

NOTE: The leading bit is the sign bit.

# EXAMPLES:

- (1) (0) 001 1101<sub>2</sub>  $\rightarrow$  (0) 0000 0011 1011<sub>2</sub> = +3B<sub>16</sub> = +59<sub>10</sub> (2) (1) 110 0100<sub>2</sub>  $\rightarrow$  (1) 0101 0010 0000<sub>2</sub>  $\rightarrow$  -520<sub>16</sub> = -1312<sub>10</sub>




Figure 5. Signal-to-Quantizing Noise of A-Law PCM Coding with Sinewave Inputs (Courtesy of John Wiley & Sons, see Reference 6)

Table 8. Summary of A-Law Program Space and Time Requirements

Function	Word Mem		Program Cy	rcles	Time Required †
	Program	Data	Initialization	Loop <sup>‡</sup>	μѕес
Compress	97	11	14	36	7.2
Expand	48	7	4	25	5.0

<sup>&</sup>lt;sup>†</sup> Assuming initialization

# **SUMMARY**

The programs, listed in the next section, have been designed to reduce both memory space used and "loop time," i.e., that time required to complete the calculations after initializations have been made. Of course, other space/time tradeoffs are possible. Dedicated to companding, the TMS32010 can compress 125,000 or expand 200,000 words in a second using these routines. This speed and the versatility of the TMS32010 allow one device to compand a PCM data stream while simultaneously performing related functions such as filtering, vocoding, and tone generation/recognition.

# **PROGRAM LISTINGS**

The following TMS32010 program flowcharts and assembly language routines are listed below:

'MULAWCMP': 

'MULAWEXP': 

'ALAW COMPRESSION

'ALAWCOMP': 

'ALAW COMPRESSION

'ALAWEXP': 

A-LAW EXPANSION

<sup>‡</sup> Worst case

# FLOWCHART: MULAWCMP




Figure 6. μ-Law Compression

```
0001
                         IDT
                                  'MULAWCMP'
0002
0003
                         'MULAWCMP' PERFORMS A MU-255 COMPRESSION. THE
0004
                         14-BIT SIGN-MAGNITUDE INPUT X.
0005
                 *
0006
                         X = P X12 X11 ... X2 X1 X0
                 *
00Q7
                         IS ENCODED AS AN 8-BIT SIGN-MAGNITUDE NUMBER Y.
8000
0009
0010
                         Y = P S2 S1 S0 Q3 Q2 Q1 Q0 consisting of
0011
0012
                         POLARITY BIT: P.
                         3-BIT SEGMENT NUMBER: S = S2 S1 S0
0013
                  *
0014
                         4-BIT QUANTIZATION BIN NUMBER: Q = Q3 Q2 Q1 Q0
0015
                         Y IS INVERTED BEFORE TRANSMISSION.
0016
0017
                         PORT 0 IS USED FOR I/O.
0018
                  *
0019
                         WORST-CASE TIMING IN CYCLES: 17 INIT / 40 LOOP
                 *
                         SPACE REQUIREMENTS IN WORDS: 13 DATA / 105 PROGRAM
0020
                 *
0021
                  *
0022
                         CONSTANTS:
0023
0024
0025
           0001
                 ONE
                         EOU
                                           =1
                                  2
                                           =>0010
                                                    (ONE IN BIT 4)
0026
           0002
                 BIT4
                         EQU
                                          =>2000
                                                    (ONE IN BIT 13)
           0003
                 BIT13
                         EQU
                                  3
0027
0028
                 MASK13 EQU
                                  4
                                          =>1FFF
                                                    (13 ONES)
           0004
0029
           0005
                 MASK8
                         EQU
                                  5
                                          =>00FF
                                                    (8 ONES)
                                  6
                                          =>000F
0030
           0006
                 MASK4
                         EQU
                                                   (4 ONES)
0031
           0007
                 MASK2
                         EOU
                                          =>0003
                                                   (2 ONES)
                                  8
0032
           0008
                 BIAS
                         EQU
                                          =33
0033
0034
                  *
                         VARIABLES:
0035
0036
0037
           0009
                 х
                         EOU
                                  9
                                          DATA INPUT (14 BITS)
                                  10
                                          ENCODED DATA OUTPUT (8 BITS)
POLARITY OF DATA (0 FOR POS)
0038
           000A
                 Y
                         EQU
0039
           000B
                 P
                         EQU
                                  11
                 s
                                  12
                                          3-BIT SEGMENT NUMBER
0040
           000C
                         EOU
0041
           0000
                 Q
                         EOU
                                  13
                                          4-BIT QUANTIZATION BIN NUMBER
0042
0043 0000
                         AORG
                                  0
0044
0045 0000 7E01
                 INIT
                         LACK
                                  1
0046 0001 5001
                         SACL
                                  ONE
0047 0002 2401
                         LAC
                                  ONE.4
0048 0003 5002
                         SACL
                                  BIT4
0049 0004 2D01
                         LAC
                                  ONE.13
                         SACL
0050 0005 5003
                                  BIT13
0051 0006 1001
                         SUB
                                  ONE
0052 0007 5004
                         SACL
                                 MASK13
0053 0008 7EFF
                         LACK
                                  >00FF
0054 0009 5005
                         SACL
                                 MASK8
```

```
0147 005A 2E09
                         LAC
                                  X,14
0148 005B F900
                         В
                                  XDONE
      005C 005F
0149
0150 005D 500C
                         SACL
                                          0000 \ 0001 \ (ACC = 0)
                  Н
                                  s
0151 005E 2F09
                         LAC
                                  X,15
0152
0153
                  * REMOVE LEFTMOST '1' AND STORE Q
 0154
 0155 005F 6202
                  XDONE
                         SUBH
                                  BIT4
 0156 0060 580D
                         SACH
                                  Q
 0157
 0158
                  * FORM 8-BIT COMPRESSED WORD FROM Q, S, AND P.
 0159
                                          Q: BITS 0-3
 0160 0061 200D
                         LAC
                                                            0000
                                                        SSSQQQQ
 0161 0062 040C
                                          S: BITS 4-6
                         ADD
                                  S,4
 0162 0063 060B
                  SIGN
                         ADD
                                  P,6
                                          P: BIT 7
                                                        PSSSQQQQ
 0163
                   COMPLEMENT FOR TRANSMISSION AND OUTPUT
 0164
 0165
 0166 0064 7805
                         XOR
                                  MASK8
 0167 0065 500A
                         SACL
                                  Y
                                  Y,0
                                          PORT 0
 0168 0066 480A
                         OUT
 0169 0067 F900
                  FIN
                         В
                                  FIN
      0068 0067
 0170
0171
                         END
NO ERRORS, NO WARNINGS
```




Figure 7. µ-Law Expansion

```
0001
                          IDT
                                   'MULAWEXP'
                  ***
0002
0003
                          'MULAWEXP' PERFORM A MU-LAW EXPANSION. THE
                           8-BIT DATA INPUT IS
0004
0005
0006
                           Y = P S2 S1 S0 Q3 Q2 Q1 Q0 WHICH CONSISTS OF
0007
                            POLARITY BIT: P
0008
                            3-BIT SEGMENT NUMBER: S = S2 S1 S0
0009
                            4-BIT QUANTIZATION NUMBER: Q = Q3 Q2 Q1 Q0
0010
0011
0012
                         THE INPUT Y IS EXPANDED INTO A 14-BIT OUTPUT
0013
                  *
0014
                          X = P \times 12 \times 11 \times 10 \dots \times 2 \times 1 \times 0  CONSISTING OF
                  *
0015
                  *
                            POLARITY BIT:P
0016
                  *
0017
                            AND A 13-BIT MAGNITUDE
0018
                            (X12...X0) = (33 + 20) \times 2 - 33
0019
                  *
0020
                  *
                          PORT 0 IS USED FOR I/O.
0021
                          WORST-CASE TIMING IN CYCLES: 6 INIT / 23 LOOP
0022
                          SPACE REQUIREMENTS IN WORDS: 8 DATA / 46 PROGRAM
0023
0024
                   CONSTANTS:
0025
0026
0027
           0001
                  ONE
                          EQU
                                   1
                                            = 1
0028
           0002
                  BIT7
                          EQU
                                   2
                                            = >0080
           0003
0029
                  BIAS
                          EOU
                                   3
                                            = 33
0030
0031
                    VARIABLES:
0032
                                            MU-LAW COMPRESSED 8-BIT DATA INPUT
0033
           0004
                  Y
                          EOU
                                   4
0034
           0005
                  Х
                          EOU
                                   5
                                            DECODED (EXPANDED) 14-BIT OUTPUT
0035
           0006
                  P
                          EQU
                                   6
                                            POLARITY OF DATA (0 FOR POS)
                                            3-BIT SEGMENT NUMBER
0036
           0007
                  s
                          EOU
                                   7
           0008
                                            VALUE TO BE SHIFTED
0037
                  SUM
                          EQU
                                   8
0038
0039 0000
                          AORG
0040
0041 0000 7E01
                  INIT
                          LACK
                                   1
0042 0001 5001
                          SACL
                                   ONE
0043 0002 2701
                          LAC
                                   ONE,7
0044 0003 5002
0045 0004 7E21
0046 0005 5003
                          SACL
                                   BIT7
                          LACK
                                   33
                          SACL
                                   BIAS
0047
                    INVERT INPUT
0048
0049
0050 0006 4004
                                   Y,0
                  START
                          IN
                                   >00FF
0051 0007 7EFF
                          LACK
0052 0008 7804
                                   Y
                          XOR
0053 0009 5004
                          SACL
                                   Y
0054
```

```
* SAVE POLARITY AND STRIP TO LOW 7 BITS
0055
0056 000A 7902
                          AND
                                  BIT7
                                            0000 FOR POS; 0080 FOR NEG
0057 000B 5006
                          SACL
                                   P
0058 000C 7E7F
                          LACK
                                   >007F
0059 000D 7904
                          AND
                                  Y
0060 000E 5004
                          SACL
                                  Y
0061
0062
                  * MAGNITUDE IS CORRECT. STRIP Y OF S AND Q.
0063 000F 2C04
                                  Y,12
                          LAC
                                          SHIFT S INTO HIGH HALF OF ACC
0064 0010 5807
                          SACH
                                   s
0065 0011 2104
                                  Y,1
                          LAC
                                            DOUBLE
0066 0012 1507
                          SUB
                                            REMOVE S BITS (STRIP TO 20)
                                  S,5
0067 0013 0003
                          ADD
                                   BIAS
0068 0014 5008
                          SACL
                                  SUM
                                           SUM = 2Q + BIAS
0069
                  * SHIFT SUM BY S AND REMOVE BIAS
0070
0071 0015 7E1E
                         LACK
                                   SBASE
                                           OFFSET FOR SHIFT ROUTINE
0072 0016 0107
                          ADD
                                   S,1
                                            DOUBLE S (2 WORDS/SHIFT SEGMENT)
0073 0017 7F8C
                                            SHIFT SUM BY S
                          CALA
0074 0018 1003
                          SUB
                                   BIAS
0075
0076
                  * ACC = MAGNITUDE, ADD POLARITY TO BIT 13
0077 0019 0606
                          ADD
                                  P,6
                                           SHIFT P TO BIT 13
0078 001A 5005
                          SACL
                                  Х
0079 001B 4805
                         OUT
                                  X,0
                                           OUTPUT RESULT TO PORT 0
0080 001C F900
                  FIN
                          В
                                   FIN
     001D 001C
0081
0082
0083
                  * LOAD SUM SHIFTED 0:7
0084 001E 2008
                  SBASE LAC
                                  SUM, 0
0085 001F 7F8D
                          RET
0086 0020 2108
0087 0021 7F8D
0088 0022 2208
                          LAC
                                  SUM, 1
                          RET
                          LAC
                                  SUM, 2
0089 0023 7F8D
                          RET
0090 0024 2308
                          LAC
                                  SUM, 3
0091 0025 7F8D
                         RET
0092 0026 2408
0093 0027 7F8D
                          LAC
                                  SUM. 4
                          RET
0094 0028 2508
                          LAC
                                  SUM, 5
0095 0029 7F8D
                         RET
0096 002A 2608
                          LAC
                                  SUM, 6
0097 002B 7F8D
0098 002C 2708
                          RET
                          LAC
                                  SUM.7
0099 002D 7F8D
                         RET
0100
0101
                         END
```

NO ERRORS. NO WARNINGS

## FLOWCHART: ALAWCOMP




Figure 8. A-Law Compression

```
0001
                         TOT
                                 'ALAWCOMP'
                 ***
0002
                         'ALAWCOMP' PERFORMS AN A-LAW COMPRESSION.
0003
                 *
                 *
0004
                         THE 13-BIT SIGN-MAGNITUDE INPUT X,
0005
0006
                        X = P X11 X10 ... X2 X1 X0
0007
                       IS ENCODED AS AN 8-BIT SIGN-MAGNITUDE NUMBER Y,
0008
0009
0010
                       Y = P S2 S1 S0 Q3 Q2 Q1 Q0 consisting of
0011
0012
                       POLARITY BIT: P.
                       3-BIT SEGMENT NUMBER: S = S2 S1 S0
0013
0014
                        4-BIT QUANTIZATION BIN NUMBER: Q = Q3 Q2 Q1 Q0
0015
0016
                        Y IS INVERTED BEFORE TRANSMISSION.
0017
                        PORT 0 IS USED FOR I/O.
0018
                       WORST-CASE TIMING IN CYCLES: 14 INIT / 36 LOOP
0019
                        SPACE REQUIREMENTS IN WORDS: 11 DATA / 97 PROG
0020
                 .
0021
                 *
0022
                        CONSTANTS:
0023
0024
0025
          0001
                        EQU
                ONE
                                 1
                                          = 1
          0002
                                          = >0010 (ONE IN BIT 4)
0026
                 BIT4
                        EQU
                                 2
0027
          0003
                 MASK12 EQU
                                 3
                                          = >0FFF (12 ONES)
                 MASK8 EQU
                                         = >00FF ( 8 ONES)
0028
          0004
                                 4
0029
          0005
                 MASK4
                        EQU
                                 5
                                          = >000F ( 4 ONES)
= >0003 ( 2 ONES)
          0006
                 MASK2 EQU
0030
                                 6
0031
0032
                 *VARIABLES:
          0007
                                 7
0033
                       EOU
                                         DATA INPUT (13 BITS)
                 х
0034
          8000
                        EOU
                                8
                                         ENCODED DATA OUTPUT (8 BITS)
                 Y
0035
          0009
                Р
                        EOU
                                 9
                                         POLARITY OF DATA (0 FOR POS)
0036
          000A S
                                 10
                                          3-BIT SEGMENT NUMBER
                        EQU
0037
          000B Q
                                 11
                                          4-BIT OUANTIZATION BIN NUMBER
                        EOU
0038 0000
                 ٠
0039
0040
0041 0000
                        AORG
                                 0
0042
0043 0000 7E01
                INIT
                        LACK
0044 0001 5001
                        SACL
                                 ONE
0045 0002 2401
                         LAC
                                 ONE,4
0046 0003 5002
                        SACL
                                 BIT4
0047 0004 2C01
                                 ONE, 12
                        LAC
0048 0005 1001
0049 0006 5003
0050 0007 7EFF
                        SUB
                                 ONE
                                 MASK12
                        SACL
                        LACK
                                 >00FF
0051 0008 5004
                        SACL
                                 MASK8
0052 0009 7EOF
                        LACK
                                 >000F
0053 000A 5005
                        SACL
                                 MASK4
0054 000B 7E03
                                 >0003
                        LACK
```

	005B 005C		SIGN	ADD ADD	S,4 P,7	S:BITS PSSSQQQ		_sssqqqq
0151			* COMPI	LEMENT	FOR TRANSP	MISSION	AND	OUTPUT
0152	005D	7804		XOR	MASK8			
0153	005E	5008		SACL	Y			
0154	005F	4808		OUT	Y,0	PORT 0		
0155	0060	F900	FIN	В	FIN			
	0061	0060						
0156			*					
0157				END				
NO ERI	RORS,	NO WA	RNINGS					

### FLOW CHART: ALAWEXP




Figure 9. A-Law Expansion

```
0001
                         IDT
                                 'ALAWEXP'
0002
                 ***
0003
                         'ALAWEXP' PERFORM AN A-LAW EXPANSION. THE 8-BIT
0004
                         DATA INPUT IS
0005
0006
                         Y = P S2 S1 S0 Q3 Q2 Q1 Q0 WHICH CONSISTS OF
0007
8000
                          POLARITY BIT: P
0009
                           3-BIT SEGMENT NUMBER: S = S2 S1 S0
0010
                           4-BIT QUANTIZATION NUMBER: Q = Q3 Q2 Q1 Q0
0011
0012
                        THE INPUT Y IS EXPANDED INTO A 13-BIT OUTPUT
0013
0014
                        X = P X11 X10 X9 \dots X2 X1 X0 CONSISTING OF
0015
0016
                          POLARITY BIT:P
                          AND A 13-BIT MAGNITUDE (X12...X0)
0017
0018
0019
                        PORT 0 IS USED FOR I/O.
0020
                        WORST-CASE TIMING IN CYCLES: 4 INIT / 25 LOOP
0021
                        SPACE REQUIREMENTS IN WORDS: 7 DATA / 48 LOOP
0022
0023
                 * CONSTANTS:
0024
0025
          0001
                 ONE
                        EOU
                                 2
                                           >0080 (ONE IN BIT 7)
0026
          0002
                 BIT7
                        EQU
0027
0028
                 * VARIABLES:
0029
          0003
                        EOU
                                          A-LAW COMPRESSED 8-BIT DATA INPUT
0030
                 Y
                                 3
0031
           0004
                 X
                        EOU
                                          DECODED (EXPANDED) 13-BIT OUTPUT
           0005
                                 5
                                          POLARITY OF DATA (0 FOR POS)
0032
                 Р
                        EQU
0033
           0006
                 S
                        EQU
                                 6
                                          3-BIT SEGMENT NUMBER
0034
           0007
                 SUM
                        EOU
                                          VALUE TO BE SHIFTED
0035
0036 0000
                        AORG
                                 0
0037
0038 0000 7E01
                 INIT
                         LACK
                                 1
0039 0001 5001
                         SACL
                                 ONE
0040 0002 2701
                         LAC
                                 ONE.7
0041 0003 5002
                         SACL
                                 BIT7
0042
0043
                   INVERT INPUT
0044
0045 0004 4003
0046 0005 7EFF
                 START
                         ΙN
                                 Y,0
                         LACK
                                 >00FF
0047 0006 7803
0048 0007 5003
                         XOR
                                 Y
                         SACL
                                 Y
0049
0050
                 * SAVE POLARITY AND STRIP TO LOW 7 BITS
0051 0008 7902
                         AND
                                BIT7
0052 0009 5005
                         SACL
                                 Р
                                          0000 FOR POS: 0080 FOR NEG
0053 000A 7E7F
                         LACK
                                 >007F
0054 000B 7903
                         AND
                                 Y
```

ALAWEXP

**PAGE 0002** 

```
0055 000C 5003
                         SACL
                                 Y
 0056
 0057
                 * MAGNITUDE IS CORRECT. STRIP Y OF S AND Q.
 0058 000D 2C03
                         LAC
                                 Y,12
                                       SHIFT S INTO HIGH HALF OF ACC
 0059 000E 5806
                         SACH
                                 S
 0060 000F 2006
                         LAC
                                 s
                                          CHECK FOR SEGMENT 0
 0061 Q010 FE00
                         BNZ
                                 SEGNZ
      0011 0016
 0062
                 * SEGMENT 0: EXPAND X TO 2*O + 1
 0063 0012 2103
                         LAC
                                 Y,1
 0064 0013 0001
                         ADD
                                 ONE
 0065 0014 F900
                         В
                                 SIGN
      0015 001D
                  * NONZERO SEGMENT: SUM = 2*Q + 33
 0066
 0067 0016 7E21
                 SEGNZ
                        LACK
                                 33
 0068 0017 0103
                         ADD
                                 Y,1
 0069 0018 1506
                         SUB
                                 S,5
                                         REMOVE S BITS
 0070 0019 5007
                                 SUM
                         SACL
 0071
                  * SHIFT SUM BY S USING VARIABLE SHIFT ROUTINE AT SBASE
 0072
 0073 001A 7E20
                         LACK
                                 SBASE-2 OFFSET (MINUS 0 CASE)
 0074 001B 0106
                                          DOUBLE S (2 WDS/SHIFT SEGMENT)
                         ADD
                                 S,1
 0075 001C 7F8C
                         CALA
                                          SHIFT SUM BY S
 0076
                  * ACC = MAGNITUDE. ADD POLARITY TO BIT 12.
 0077
                         ADD
 0078 001D 0505
                 SIGN
                                 P,5
                                         SHIFT P. TO BIY 12
 0079 001E 5004
                         SACL
                                 X
 0080 001F 4804
                         OUT
                                 X,0
                                         OUTPUT RESULT TO PORT 0
 0081 0020 F900
                 FIN
                         В
                                 FIN
      0021 0020
 0082
 0083
                  * LOAD SUM SHIFTED 0:6
 0084 0022 2007
                 SBASE LAC
                                 SUM, 0
 0085 0023 7F8D
                         RET
 0086 0024 2107
                         LAC
                                 SUM, 1
 0087 0025 7F8D
                         RET
 0088 0026 2207
                         LAC
                                 SUM. 2
 0089 0027 7F8D
                         RET
 0090 0028 2307
                         LAC
                                 SUM, 3
 0091 0029 7F8D
                         RET
 0092 002A 2407
                         LAC
                                 SUM.4
 0093 002B 7F8D
                         RET
 0094 002C 2507
                         LAC
                                 SUM, 5
 0095 002D 7F8D
                        RET
 0096 002E 2607
                         LAC
                                 SUM, 6
 0097 002F 7F8D
                         RET
 0098
 0099
                         END
NO ERRORS, NO WARNINGS
```

Tables 9 and 10 are included to aid in verifying particular implementations of the algorithms that have been presented.

Table 9. Segmented  $\mu$ -255 Companding\* (Courtesy of John Wiley & Sons, see Reference 6)

001 31 35 39	95 103	011 223 239	100 479	101 991	110	111	BIN	a
35 39	103		479	001				
39		-220		331	2015	4063	0000	
		239	511	1055	2143	4319	0000	0
	111	255	543	1119	2271	4575	0001	
43	119	271	575	1183	2399	4831	0010	2
47	127	287	607	1247	2527	5087	0011	3
51	135	303	639	1311	2655	5343	0100	4
55	143	319	671	1375	2783	5599	0101	5
59	151	335	703	1439	2911	5855	0110	6
63	159	351	735	1503	3039	6111	0111	7
67	167	367	767	1567	3167	6367		8
71	175	383	799	1631				9
75	183	399						10
79	191	415					1011	11
83	199						1100	12
							1101	13
							1110	14
							1111	15
	67 71 75	67 167 71 175 75 183 79 191 83 199 87 207	67 167 367 71 175 383 75 183 399 79 191 415 83 199 431 87 207 447	67         167         367         767           71         175         383         799           75         183         399         831           79         191         415         863           83         199         431         895           87         207         447         927	67         167         367         767         1567           71         175         383         799         1631           75         183         399         831         1695           79         191         415         863         1759           83         199         431         895         1823           87         207         447         927         1887	67         167         367         767         1567         3167           71         175         383         799         1631         3295           75         183         399         831         1695         3423           79         191         415         863         1759         3551           83         199         431         895         1823         3679           87         207         447         927         1887         3807	67         167         367         767         1567         3167         6367           71         175         383         799         1631         3295         6623           75         183         399         831         1695         3423         6879           79         191         415         863         1759         3551         7135           83         199         431         895         1823         3679         7391           87         207         447         927         1887         3807         7647	63         159         351         735         1503         3039         6111         1000           67         167         367         767         1567         3167         6367         1001           71         175         383         799         1631         3295         6623         1001           75         183         399         831         1695         3423         6879         1010           79         191         415         863         1759         3551         7135         1100           83         199         431         895         1823         3679         7391         1100           87         207         447         927         1887         3807         7647         1101           91         215         463         959         1951         3935         7903         1110

<sup>\* (1)</sup> Sample values are referenced to a full-scale value of 8159. (2) Negative samples are encoded in sign-magnitude format with a polarity bit of 1. (3) In actual transmission the codes are inverted to increase the density of 1's when low signal amplitudes are encoded. (4) Analog output samples are decoded as the center of the encoded quantization interval. (5) Quantization error is the difference between the reconstructed output value and the original input sample value.

Table 10. Segmented A-Law Companding (Courtesy of John Wiley & Sons, see Reference 6)

				Segm	ent S				Quanti	zation
	000	001	010	011	100	101	110	111	BIN	<u> </u>
	0	32	64	128	256	512	1024	2048	0000	•
	2	34	68	136	272	544	1088	2176	0000	
	4	36	72	144	288	576	1152	2304	0001	1
	6	38	76	152	304	608	1216	2432	0010	2
	8	40	80	160	320	640	1280	2560	0011	3
	10	42	84	168	336	672	1344	2688	0100	4
	12	44	88	176	352	704	1408	2816	0101	5
	14	46	92	184	368	736	1472	2944	0110	6
Quantization	16	48	96	192	384	768	1536	3072	0111	7
Endpoints	18	50	100	200	400	800	1600	3200	1000	88
	20	52	104	208	416	832	1664	3328	1001	9
	22	54	108	216	432	864	1728	3456	1010	10
	24	56	112	224	448	896	1792	3584	1011	11
	26	58	116	232	464	928	1856	3712	1100	12
	28	60	120	240	480	960	1920	3840	1101	13
	30	62	124	248	496	992	1984	3968	1110	14
	32	64	128	256	512	1024	2048	4096	1111	15

## REFERENCES

- TCM2913, TCM2914, TCM2916, TCM2917 Combined Single-Chip PCM Codec and Filter (Data Sheet SCTS012), Texas Instruments (1983).
- J.B. Reimer, M.L. McMahan, and M. Arjmand, 32-kbit/s ADPCM with the TMS32010 (Application Report), Texas Instruments (1985).
- J. Robillard, Telcommunications Interfacing to the TMS32010 (Application Report), Texas Instruments (1985).
- D.G. Messerschmitt, D.J. Hedberg, C.R. Cole, A. Haoui, and P. Winship, *Digital Voice Echo Canceller with a TMS32020* (Application Report), Texas Instruments (1985).
- 5. J.L. Fike and G.E. Friend, *Understanding Telephone Electronics*, Texas Instruments (1983).
- J.C. Bellamy, *Digital Telephony*, John Wiley & Sons (1982). (Figures and tables reprinted by permission of John Wiley & Sons.)

### APPENDIX

### COMPANDING ROUTINES FOR THE TMS32020

This appendix provides companding programs for the TMS32020. The basic theory and operation are similar to what is described for the TMS32010 in the major portion of this report.

Programs included in the appendix for  $\mu$ -law and A-law expansion and compression utilize the serial port of the TMS32020 for 8-bit serial I/O. The routines are interrupt-driven to allow direct interfacing to a codec, such as the Texas Instruments TCM2913 (see the data sheet for further information). The following paragraphs briefly describe each of the programs included in the appendix.

The first program reads a  $\mu$ -law value from the Data Receive Register (DRR), expands it to a 14-bit linear value, and writes it to location X. This value is then compressed back to an 8-bit  $\mu$ -law value and written to the Data Transmit Register (DXR). Since  $\mu$ -law codecs invert all bits of the 8-bit value for transmission, XORK (exclusive-OR immediate with accumulator with shift) instructions are used to perform inversion in the TMS32020 before expansion and after compression. Note also that the LACT (load accumulator with shift specified by T register) instruction is useful for performing the conditional shift implemented in the TMS32020 program by a computed subroutine call (CALA). The compression routine of the program assumes a left-justified 14-bit value within the accumulator. Therefore, the value stored in X is left-shifted twice before the compression routine is entered. The NORM (normalize contents of the accumulator) instruction is then used to find the MSB of the accumulator by performing an in-place accumulator left-shift if the two MSBs are the same. At the same time, the count of the left-shifts is maintained in auxiliary register 0 (AR0) and used to compute the segment number S.

The second program performs A-law expansion and compression, and is similar to the  $\mu$ -law program. For A-law transmission, however, only the even-order bits of the 8-bit value are inverted. Note that the LACT and NORM instructions are still used to compute the expanded and compressed values.

The third program is an example of a simplified solution to  $\mu$ -law expansion. The 8-bit  $\mu$ -law value is used as an index into a 256-word table of 14-bit linear values accessed by the TBLR (table write) instruction. This lookup-table approach may also be utilized for A-law expansion. While this method is obviously the fastest method of performing expansion, it is also the most inefficient in terms of program memory requirements.

0052 0038 7060		SAR	ARO,S		
0053 0039 4060		ZALH	S		
0054 003A CE1B		ABS			
0055 003B 0266		ADD	Q,2		
0056 003C D406		XORK		*	INVERT ALL BITS
003D FF00		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
0057 003E FF80		В	SATCH		
003F 004E		-	57.1.61.		
0058	*				
0059 0040 CE1B	NEGCMP	ABS			
0060 0041 4867	MEGCIII	ADDH	BIAS2	*	(# ALREADY LEFT-JUSTIFIED)
0061 0042 3065		LAR	ARO, NEG7		(# ALKEADI EEI 1-303111 1ED)
0062 0043 CB06		RPTK	6		FIND MSB
0063 0044 CEA2		NORM	0		FIND MOD
0064 0045 DE04			>5000 14	_	ZEDO 2 MEDE 4 ALL LEDE
		ANDK	>F000,14	-	ZERO 2 MSBS & ALL LSBS
0046 F000		CACII	^		
0065 0047 6866		SACH	Q		
0066 0048 7060		SAR	ARO,S		
0067 0049 4060		ZALH	S		
0068 004A CE1B		ABS			
0069 004B 0266		ADD	Q,2		
0070 004C D406		XORK	>7F00,4	*	INVERT ALL BITS IN Q
004D 7F00	_				
0071	*		·		(P=0 FOR NEGATIVE VALUES)
0072 004E 6C01	SATCH	SACH	DXR,4		
0073	*				
0074 004F CE00	WAIT	EINT			
0075 0050 CE1F		IDLE		*	WAIT FOR RINT
0076	*				
0077	*				
0077 0078	*	INITI	ALIZATION ROUTI		
0077 0078 0079	* * *	INITI	ALIZATION ROUTI		
0077 0078 0079 0080	*				
0077 0078 0079 0080 0081 0400	*	AORG	1024	NE	
0077 0078 0079 0080 0081 0400 0082 0400 C800	* * * INIT	AORG LDPK	1024 0	NE	POINT DP TO B2 AND MMRS
0077 0078 0079 0080 0081 0400 0082 0400 C800 0083 0401 CA10	*	AORG LDPK LACK	1024 0 >10	NE #	
0077 0078 0079 0080 0081 0400 0082 0400 C800 0083 0401 CA10 0084 0402 6004	*	AORG LDPK	1024 0	NE #	ENABLE RINT BUT DISABLE
0077 0078 0079 0080 0081 0400 0082 0400 C800 0083 0401 CA10 0084 0402 6004	*	AORG LDPK LACK SACL	1024 0 >10 IMR	NE *	ENABLE RINT BUT DISABLE ALL OTHERS
0077 0078 0079 0080 0081 0400 0082 0400 C800 0083 0401 CA10 0084 0402 6004 0085 0086 0403 CEOF	*	AORG LDPK LACK	1024 0 >10	NE *	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO
0077 0078 0079 0080 0081 0400 0082 0400 C800 0083 0401 CA10 0084 0402 6004 0085 0086 0403 CE0F	*	AORG LDPK LACK SACL FORT	1024 0 >10 IMR	NE *	ENABLE RINT BUT DISABLE ALL OTHERS
0077 0078 0079 0080 0081 0082 0400 0082 0401 0083 0401 0084 0402 6004 0085 0086 0403 0697 0087 0088	*	AORG LDPK LACK SACL FORT	1024 0 >10 IMR	NE *	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO
0077 0078 0079 0080 0081 0400 0082 0400 C800 0083 0401 CA10 0084 0402 6004 0085 0086 0403 CEOF 0087 0088 0404 CEO3 0089 0405 CEO7	*	AORG LDPK LACK SACL FORT SOVM SSXM	1024 0 >10 IMR	NE *	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO
0077 0078 0079 0080 0081 0082 0400 0082 0401 0083 0401 0084 0402 6004 0085 0086 0403 0697 0087 0088	*	AORG LDPK LACK SACL FORT	1024 0 >10 IMR	NE *	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO
0077 0078 0079 0080 0081 0400 0082 0400 C800 0083 0401 CA10 0084 0402 6004 0085 0086 0403 CEOF 0087 0088 0404 CEO3 0089 0405 CEO7	*	AORG LDPK LACK SACL FORT SOVM SSXM	1024 0 >10 IMR	NE *	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO
0077 0078 0079 0080 0081 0082 0083 00401 0084 0402 6004 0085 0086 0403 0087 0087 0088 0404 0405 0089 0405 0609 0406 0609 0407 0609 0091 0407 0606 0092 0408 0606 0606 0606 0606 0606 0606 0606	*	AORG LDPK LACK SACL FORT SOVM SSXM SPM	1024 0 >10 IMR 1	NE *	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO
0077 0078 0079 0080 0081 0082 0400 0083 0401 0084 0402 0085 0086 0403 0086 0403 0087 0088 0404 0690 0406 0609 0406 0608 0609 0407 0608 0609 0407 0608	*	AORG LDPK LACK SACL FORT SOVM SSXM SPM LACK	1024 0 >10 IMR 1	NE *	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO
0077 0078 0079 0080 0081 0400 0082 0400 C800 0083 0401 CA10 0084 0402 6004 0085 0086 0403 CE0F 0087 0088 0404 CE03 0089 0405 CE07 0090 0406 CE08 0091 0407 CA21 0092 0408 6061 0093 0409 2261 0094 040A 6067	*	AORG LDPK LACK SACL FORT SOVM SSXM SPM LACK SACL	1024 0 >10 IMR 1	NE *	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO
0077 0078 0079 0080 0081 0082 0083 00401 0084 0402 0085 0086 0086 0403 0089 0404 0699 0405 0690 0406 061 0092 0408 061 0093 0404 061 0093 0409 061 0093 0404 061 0093 0404 061	*	AORG LDPK LACK SACL FORT SOVM SSXM SPM LACK SACL LAC	1024 0 >10 IMR 1 0 33 BIAS BIAS BIAS,2	NE *	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO
0077 0078 0079 0080 0081 0082 0082 0400 0083 0401 CA10 0084 0402 6004 0085 0086 0403 CE0F 0087 0088 0404 CE03 0089 0405 CE07 0090 0406 CE03 0091 0407 CA21 0092 0408 6061 0093 0409 0404 065 0691 0407 CA21 0092 0408 6061 0093 0409 0406 0691 0407 CA21 0092 0408 0661 0093 0408 0661 0093 0408 0408 0691 0408 0691 0409 0406 0691 0408 0409 0408 0409 0408 0409 0408 0409 0408 0409 0408 0409 0408 0409 0408 0409 0408 0409 0408 0409 0408 0409 0408 0409 0408 0409 0	*	AORG LDPK LACK SACL FORT SOVM SSXM SPM LACK SACL	1024 0 >10 IMR 1 0 33 BIAS BIAS, 2 BIAS2 -7	NE *	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO
0077 0078 0079 0080 0081 0400 0082 0400 C800 0083 0401 CA10 0085 0086 0403 CE0F 0087 0088 0404 CE03 0089 0405 CE07 0090 0406 CE08 0091 0407 CA21 0092 0408 6061 0093 0409 2261 0094 0408 0001 0095 0408 0001 0096 0408 0005	*	AORG LDPK LACK SACL FORT SOVM SSXM SPM LACK SACL LALK SACL	1024 0 >10 IMR 1 0 33 BIAS BIAS, 2 BIAS, 2 BIAS, 2	NE *	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO
0077 0078 0079 0080 0081 0400 0082 0400 0083 0401 0084 0402 0085 0086 0403 0087 0088 0404 0087 0088 0404 0089 0406 0208 0091 0407 0408 0091 0407 0408 0091 0407 0408 0091 0407 0408 0091 0407 0408 0091 0407 0408 061 0665 0665 067 0408 0665	*	AORG LDPK LACK SACL FORT SOVM SSXM SPM LACK SACL LACK SACL LALK	1024 0 >10 IMR 1 0 33 BIAS BIAS, 2 BIAS2 -7	NE	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO BYTE MODE
0077 0078 0079 0080 0081 0400 0082 0401 0083 0401 0084 0402 6004 0085 0086 0403 0E0F 0088 0404 0E03 0089 0405 0E07 0090 0406 0E08 0091 0407 0E261 0093 0409 0406 0661 0093 0409 0406 0FFF9 0096 0400 0606 0097 040E 0A00 0098	*	AORG LDPK LACK SACL FORT SOVM SSXM SPM LACK SACL LALK SACL	1024 0 >10 IMR 1 0 33 BIAS BIAS-2 BIAS-2 BIAS-2 NEG7 0 DRR	NE	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO BYTE MODE  ZERO MSBS OF DRR
0077   0078   0078   0079   0080   0400   082   0401   CA10   0084   0402   6004   0085   0086   0403   CE0F   0086   0405   CE07   0090   0406   CE08   0091   0407   CA21   0092   0408   6061   0093   0409   0406   CE08   0094   0404   0667   0406   0406   065   0406   0406   0097   0406   CA01   0098   0406   6065   0097   0406   CA00   0098   0406   6000   0099   0410   6001   0099   0410   6001	*	AORG LDPK LACK SACL FORT SOVM SSXM SPM LACK SACL LACK SACL LALK	1024 0 >10 IMR 1 0 33 BIAS BIAS-2 BIAS-2 BIAS-2 NEG7 0 DRR	NE	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO BYTE MODE  ZERO MSBS OF DRR ZERO DXR FOR FIRST
0077 0078 0079 0080 0081 0081 0082 0083 0400 0083 0401 CA10 0085 0086 0403 CE0F 0087 0088 0404 CE03 0089 0405 CE07 0090 0406 CE08 0091 0407 CA21 0092 0408 0601 0093 0409 2261 0094 0408 067 0095 0408 067 0096 0400 067 0400 065 0097 0400 0665 0097 0400 0665 0097 0400 0098 0401 0000	*	AORG LDPK LACK SACL FORT SOVM SSXM SPM LACK SACL LACK SACL LACK SACL LACK SACL LACK SACL SACL SACL	1024 0 >10 IMR 1 0 33 BIAS BIAS BIAS, 2 BIAS2 -7 NEG7 0 DRR DXR	NE	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO BYTE MODE  ZERO MSBS OF DRR ZERO DXR FOR FIRST TRANSMIT OPERATION
0077 0078 0079 0080 0081 0081 0082 0083 00401 0084 0085 0086 00403 0089 00404 0089 00406 0091 00407 0092 00408 0091 0094 00408 0091 0096 00408 0091 0096 0096 0096 0097 0098 0099 0098 0099 0099 0099 0099	*	AORG LDPK LACK SACL FORT SOVM SSXM SPM LACK SACL LACK SACL LACK SACL LACK SACL LACK SACL LACK	1024 0 >10 IMR 1 0 33 BIAS BIAS BIAS 2 BIAS2 -7 NEG7 0 DRR DXR	NE	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO BYTE MODE  ZERO MSBS OF DRR ZERO DXR FOR FIRST TRANSMIT OPERATION ZERO ARP
0077   0078   0078   0078   0079   0080   0400   0882   0401   CA10   0084   0402   6004   0085   0086   0403   CEOF   0090   0406   CEO8   0091   0407   CA21   0092   0408   6061   0093   0409   0406   0407   0406   0407   0406   0407   0406   0407   0406   0407   0406   0407   0406   0407   0406   0407   0406   0407   0406   0407   0406   0407   0406   0407   0406   0407   0406   0407   0406   0407   0406   0407   0406   0407   0406   0407   0406   0407   04	*	AORG LDPK LACK SACL FORT SOVM SSXM SPM LACK SACL LACK SACL LACK SACL LACK SACL LACK SACL LACK SACL LACK SACL LACK SACL LACK SACL LACK SACL LACK SACL LACK SACL LACK SACL SACL LACK SACL SACL SACL SACL SACL SACL SACL SACL	1024 0 >10 IMR 1 0 33 BIAS BIAS BIAS, 2 BIAS2 -7 NEG7 0 DRR DXR	NE	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO BYTE MODE  ZERO MSBS OF DRR ZERO DXR FOR FIRST TRANSMIT OPERATION
0077 0078 0079 0080 0081 0081 0082 0083 00401 0084 0085 0086 00403 0089 00404 0089 00406 0091 00407 0092 00408 0091 0094 00408 0091 0096 00408 0091 0096 0096 0096 0097 0098 0099 0098 0099 0099 0099 0099	*	AORG LDPK LACK SACL FORT SOVM SSXM SPM LACK SACL LACK SACL LACK SACL LACK SACL LACK SACL LACK	1024 0 >10 IMR 1 0 33 BIAS BIAS BIAS 2 BIAS2 -7 NEG7 0 DRR DXR	NE	ENABLE RINT BUT DISABLE ALL OTHERS CONFIGURE SERIAL PORT TO BYTE MODE  ZERO MSBS OF DRR ZERO DXR FOR FIRST TRANSMIT OPERATION ZERO ARP

NO\$IDT 32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157 16:02:54 11-18-85 PAGE 0003

0104 0414 CE1F 0105

IDLE END

\* WAIT FOR RINT

NO ERRORS, NO WARNINGS

х,3

0050 0037 2362 JSTIFY LAC

0049

		SACL	×	* LEFT-JUSTIFY 13-BIT NUMBER
0052	*			
0053 0039 4062	COMPRS	ZALH	X	* A-LAW COMPRESS # IN ACCH
0054 003A F380 003B 0052		BLZ	NEGCMP	
0055 003C 3065		LAR	ARO,NEG7	
0056 003D CB06		RPTK	6	* FIND MSB
0057 003E CEA2		NORM	•	
0058 003F FB80		BANZ	SEGNZ1,*	
0040 0047				
0059 0041 6866		SACH	Q	* SEGMENT NUMBER = 0
0060 0042 2166		LAC	Q,1	
0061 0043 D406		XORK	>5500,4	* INVERT EVEN-ORDER BITS
0044 5500 0062 0045 FF80		в	SATCH	
0046 0067		b	SATCH	
0043 0047 DE04	SEGNZ1	ANDK	>F000,14	* ZERO 2 MSBS & ALL LSBS
0048 F000				
0064 0049 6866		SACH	Q	
0065 004A 7060		SAR	AR0,S	
0066 004B 4060		ZALH	S	
0067 004C CE1B		ABS	0.2	
0068 004D 0266 0069 004E D406		ADD XORK	Q,2 >5500,4	* INVERT EVEN-ORDER BITS
004F 5500		AURN	/5500,4	THACKLE AFIN-ONDER BILLS
0070 0050 FF80		В	SATCH	
0051 0067		-		
0071	*			
0072 0052 CE1B	NEGCMP	ABS		
0073 0053 3065		LAR	ARO,NEG7	
0074 0054 CB06		RPTK	6	* FIND MSB
0075 0055 CEA2		NORM BANZ	CECN72 *	
0076 0056 FB80 0057 005E		DANZ	SEGNZ2,*	
		SACH	Q	
0077 0058 6866				* SEGMENT NUMBER = 0
0077 0058 6866 0078 0059 2166		LAC	Q, 1	* SEGMENT NUMBER = 0
				* SEGMENT NUMBER = 0  * INVERT EVEN-ORDER BITS
0078 0059 2166 0079 005A D406 005B D500		LAC	Q, 1	* INVERT EVEN-ORDER BITS
0078 0059 2166 0079 005A D406 005B D500 0080	*	LAC XORK	Q,1 >D500,4	
0078 0059 2166 0079 005A D406 005B D500 0080 0081 005C FF80		LAC	Q, 1	* INVERT EVEN-ORDER BITS
0078 0059 2166 0079 005A D406 005B D500 0080 0081 005C FF80 005D 0067	* SFGN72	LAC XORK B	Q,1 >D500,4 SATCH	* INVERT EVEN-ORDER BITS  AND SET SIGN BIT TO 1
0078 0059 2166 0079 005A D406 005B D500 0080 0081 005C FF80	* SEGNZ2	LAC XORK	Q,1 >D500,4	* INVERT EVEN-ORDER BITS
0078 0059 2166 0079 005A D406 005B D500 0080 0081 005C FF80 005D 0067 0082 005E DE04	* SEGNZ2	LAC XORK B	Q,1 >D500,4 SATCH	* INVERT EVEN-ORDER BITS  AND SET SIGN BIT TO 1
0078 0059 2166 0079 005A D406 005B D500 0080 005C FF80 005D 0067 0082 005E DE04 005F F000 0083 0060 6866 0084 0061 7060	* SEGNZ2	B ANDK SACH	Q,1 >D500,4 SATCH >F000,14 Q	* INVERT EVEN-ORDER BITS  AND SET SIGN BIT TO 1
0078 0059 2166 0079 005A 0406 005B D500 0080 005D 0067 0082 005D 0067 0082 005E DE04 005F F000 0083 0060 6866 0084 0061 7060 0085 0062 4060	* SEGNZ2	B ANDK SACH SAR ZALH	Q,1 >D500,4 SATCH >F000,14	* INVERT EVEN-ORDER BITS  AND SET SIGN BIT TO 1
0078 0059 2166 0079 005A 0406 005B 0500 0080 005C FF80 005D 0067 0082 005E DE04 005F F000 0083 0060 6866 0084 0061 7060 0085 0062 4060 0086 0063 CE1B	* SEGNZ2	B ANDK SACH SAR ZALH ABS	Q,1 >D500,4 SATCH >F000,14 Q AR0,S	* INVERT EVEN-ORDER BITS  AND SET SIGN BIT TO 1
0078 0059 2166 0079 005A D406 0080 005B D500 0081 005C FF80 005D 0067 0082 005E DE04 005F F000 0083 0060 6866 0084 0061 7060 0085 0062 4060 0086 0063 CE1B 0087 0064 0266	* SEGNZ2	B ANDK SACH SAR ZALH ABS ADD	Q,1 >D500,4 SATCH >F000,14 Q AR0,S S	* INVERT EVEN-ORDER BITS  AND SET SIGN BIT TO 1  * ZERO 2 MSBS & ALL LSBS
0078 0059 2166 0079 005A D406 0080 005B D500 0081 005C FF80 005D 0067 0082 005E DE04 005F F000 0083 0060 6866 0084 0061 7060 0085 0062 4060 0086 0063 CE18 0087 0064 0266 0088 0065 D406	* SEGNZ2	B ANDK SACH SAR ZALH ABS	Q,1 >D500,4 SATCH >F000,14 Q AR0,S	* INVERT EVEN-ORDER BITS  AND SET SIGN BIT TO 1
0078 0059 2166 0079 005A D406 0080 005B D500 0081 005C FF80 005D 0067 0082 005E DE04 005F F000 0083 0060 6866 0084 0061 7060 0085 0062 4060 0086 0063 CE1B 0087 0064 0266	* SEGNZ2	B ANDK SACH SAR ZALH ABS ADD	Q,1 >D500,4 SATCH >F000,14 Q AR0,S S	* INVERT EVEN-ORDER BITS  AND SET SIGN BIT TO 1  * ZERO 2 MSBS & ALL LSBS
0078 0059 2166 0079 005A D406 0080 005B D500 0081 005C FF80 0082 005E DE04 005F F000 0083 0060 6866 0084 0061 7060 0085 0062 4060 0086 0063 CE1B 0087 0064 0266 0088 0065 D406 0086 D500	* SEGNZ2  * SATCH	B ANDK SACH SAR ZALH ABS ADD	Q,1 >D500,4 SATCH >F000,14 Q AR0,S S	* INVERT EVEN-ORDER BITS AND SET SIGN BIT TO 1  * ZERO 2 MSBS & ALL LSBS  * INVERT EVEN-ORDER BITS
0078 0059 2166 0079 005A 0406 0080 005D 0067 0082 005E DE04 005F F000 0083 0060 6866 0084 0061 7060 0085 0062 4060 0086 0063 CE1B 0087 0064 0266 0088 0065 0406 0089 0067 6C01	* SATCH	B ANDK SACH SAR ZALH ABS ADD XORK SACH	Q,1 >D500,4 SATCH >F000,14 Q AR0,S S Q,2 >D500,4	* INVERT EVEN-ORDER BITS AND SET SIGN BIT TO 1  * ZERO 2 MSBS & ALL LSBS  * INVERT EVEN-ORDER BITS
0078 0059 2166 0079 005A 0406 0080 005B D500 0081 005C FF80 0082 005E DE04 005F F000 0083 0060 6866 0084 0061 7060 0085 0062 4060 0086 0063 CE1B 0087 0064 0266 0088 0065 D406 0089 0067 6C01 0091 0092 0068 CE00		B ANDK SACH ABS ADD XORK SACH EINT	Q,1 >D500,4 SATCH >F000,14 Q AR0,S S Q,2 >D500,4	* INVERT EVEN-ORDER BITS AND SET SIGN BIT TO 1  * ZERO 2 MSBS & ALL LSBS  * INVERT EVEN-ORDER BITS AND SET SIGN BIT TO 1
0078 0059 2166 0079 005A 0406 0080 005B 0500 0081 005C FF80 005D 0067 F000 0083 0060 6866 0084 0061 7060 0085 0062 4060 0086 0063 CE1B 0087 0064 0266 0088 0065 0406 0089 0066 0500 0089 0090 0067 6C01 0091 0093 0069 CE1F	* SATCH	B ANDK SACH SAR ZALH ABS ADD XORK SACH	Q,1 >D500,4 SATCH >F000,14 Q AR0,S S Q,2 >D500,4	* INVERT EVEN-ORDER BITS AND SET SIGN BIT TO 1  * ZERO 2 MSBS & ALL LSBS  * INVERT EVEN-ORDER BITS
0078 0059 2166 0079 005A 0406 0080 005B D500 0081 005C FF80 0082 005E DE04 005F F000 0083 0060 6866 0084 0061 7060 0085 0062 4060 0086 0063 CE1B 0087 0064 0266 0088 0065 D406 0089 0067 6C01 0091 0092 0068 CE00	* SATCH	B ANDK SACH ABS ADD XORK SACH EINT	Q,1 >D500,4 SATCH >F000,14 Q AR0,S S Q,2 >D500,4	* INVERT EVEN-ORDER BITS AND SET SIGN BIT TO 1  * ZERO 2 MSBS & ALL LSBS  * INVERT EVEN-ORDER BITS AND SET SIGN BIT TO 1

0096	*	INITI	ALIZATION	ROUTINE	:			
0097	*							
0098								
0099 0400		AORG	1024					
0100 0400 C800	INIT	LDPK	0		POI	NT DP TO B	2 AND MMF	RS
0101 0401 CA10		LACK	>10					
0102 0402 6004		SACL	IMR		ENA	BLE RINT B	UT DISABL	.E
0103	*				AL	L OTHERS		
0104 0403 CEOF		FORT	1	*	CON	FIGURE SER	IAL PORT	TO
0105	*				BY	TE MODE		
0106 0404 CE03		SOVM						
0107 0405 CE07		SSXM						
0108 0406 CE08		SPM	0					
0109 0407 CA01		LACK	1					
0110 0408 6067		SACL	ONE					
0111 0409 CA21		LACK	33					
0112 040A 6061		SACL	BIAS					
0113 040B D001		LALK	-7					
040C FFF9								
0114 040D 6065		SACL	NEG7					
0115 040E CA00		LACK	0					
0116 040F 6000		SACL	DRR	•	ZER	O MSBS OF	DRR	
0117 0410 6001		SACL	DXR		ZER	O DXR FOR	FIRST	
0118	*				TR	ANSMIT OPE	RATION	
0119 0411 5588		LARP	0		ZER	O ARP		
0120 0412 5588		LARP	0	•	· AN	D ARB		
0121 0413 CE00		EINT						
0122 0414 CE1F		IDLE		•	. MYI	T FOR RINT	Ī	
0123		END						
NO ERRORS, NO WA	RNINGS							

0001								
0002			* PROGRAM 3					
0003			*					
0004			* U-LAW TABLE LOOKUP EXPANSION PROGRAM. UPON RECEIVING  * AN BINT INSTRUCTION DRR IS DEAD EXPANDED AND					
0005			<ul> <li>AN RINT INSTRUCTION, DRR IS READ, EXPANDED, AND</li> <li>WRITTEN TO THE STORAGE LOCATION X, AT WHICH TIME THE</li> </ul>					
0007			* PROCESSOR IDLES UNTIL ANOTHER RINT INSTRUCTION IS *					
8000			* GENERATED. DXR IS SET TO ZERO SO THAT ALL WORDS					
0009			* TRANSMITTED ARE ZEROES.					
0011								
0012		0000	DRR	EQU	0			
0013		0001	DXR	EQU	1			
0014		0004 0060	IMR X	EQU EQU	4 96			
0016		0061	BADDR	EQU	97	*	CONTAINS BASE ADDR FOR	
0017			*				TABLE	
	0000		DCVECT	AORG	O INIT			
0019	0000	001F	RSVECT	В	INII			
0020	001A			AORG	26			
	001A		EXPAND	LAC	DRR	_		
0022	001B	0061		ADD	BADDR	*	ADD TABLE BASE ADDR FOR U-LAW EXPANSION TABLE	
0023			*				LOOKUP	
	001C	5860		TBLR	X	*	READ INTO LOCATION X	
0026			*					
	001D 001E			EINT IDLE			WAIT FOR RINT	
0029	0016	CLI	*	1000			WALL TOK KINT	
0030			*					
0031			*	INITI	ALIZATION ROUTI	NE		
0032			*					
	001F		INIT	LDPK	0	*	POINT DP TO B2 AND MMRS	
	0020			LACK	>10	_	SHADI S DINT DUT DISABLE	
0036	0021	6004	*	SACL	IMR	•	ENABLE RINT BUT DISABLE ALL OTHERS	
	0022	CE OF		FORT	1	*	CONFIGURE SERIAL PORT TO	
0039			*				BYTE MODE	
	0023 0024			SOVM				
	0025			SPM	0			
	0026	D001		LALK	XTBL			
	-	0300				_		
	0028 0029			SACL	BADDR 0	•	BASE ADDR FOR TBL LOOKUP	
	002A			SACL	DRR	*	ZERO MSBS OF DRR	
	002B	6001		SACL	DXR	*	ZERO DXR FOR FIRST	
0048	0020	0500	*				TRANSMIT OPERATION	
	002C 002D			EINT		*	WAIT FOR RINT	
0051			*					
0052			*	T40: 5	500 H L MI 570		10V 740 5 1 00V/ID	
0053 0054			*	IABLE	FUR U-LAW EXPA	MS.	ION TABLE LOOKUP	
0055			*					

0059 0300 E0Al DATA >E0Al	0056 0300 0057 0300 0058	AORG XTBL EQU	768 \$
DOGO 0301 EIAI   DATA   SEZAI   DATA   SEZAI   DOGO 0302 EZAI   DATA   SEZAI   DATA   SEZAI   DOGO 0303 E3AI   DATA   SEZAI   DATA   SEZAI   DOGO 0303 E3AI   DATA   SEZAI   DATA   SEZAI   DOGO 0304 E4AI   DATA   SEZAI   DATA   SEZAI   DOGO 0306 E6AI   DATA   SEZAI   DOGO 0307 E7AI   DATA   SEZAI   DOGO 0307 E7AI   DATA   SEZAI   DOGO 0309 E9AI   DATA   SEZAI   DATA   SEZAI   DOGO 0309 E9AI   DATA   SEZAI		DATA	>FOAT * NEGATIVE VALUES FIRST
0061 0302 E2AI			
0062 0303 E3A1			
0064 0305 E5A1			
0064 0305 E5A1			= - : :
ODE			
0067 0308 E8A1 DATA >E8A1 0068 0309 E9A1 DATA >E9A1 0069 030A EAA1 DATA >E9A1 0070 030B EBA1 DATA >E8A1 0071 030C ECA1 DATA >E8A1 0070 030C ECA1 DATA >E8A1 0073 030C ECA1 DATA >E8A1 0074 030F EFA1 DATA >E8A1 0075 0310 F061 DATA >E8A1 0075 0310 F061 DATA >F061 0076 0311 F061 DATA >F061 0076 0311 F061 DATA >F061 0078 0313 F161 DATA >F161 0079 0314 F261 DATA >F161 0079 0314 F261 DATA >F261 DATA >F261 0080 0315 F261 DATA >F261 0080 0315 F261 DATA >F261 0080 0315 F261 DATA >F361 0082 0317 F361 DATA >F361 0083 0318 F461 DATA >F361 0084 0319 F461 DATA >F361 0080 0318 F561 DATA >F361 0080 0316 F361 DATA >F361 0090 0326 F861 DATA >F361 0090 0327 F801 DATA >F361 0090 0320 F841 DATA >F361 0090 0320 F881 DATA >F361 0090 03		DATA	
OBS   OBS   ESAL   DATA   SEAL	0066 0307 E7A1	DATA	>E7A1
OOS   OOS   EAA1   OATA   SEAA1   OOTO   OOS   EAA1   OOTO   OOS   COOS   OOTO   O	0067 0308 E8A1	DATA	>E8A1
0070 0308 EBAI	0068 0309 E9A1	DATA	>E9A1
0071 030C ECA1		DATA	>EAA1
0072 0300 E0A1 DATA >EDA1 073 030E EEA1 DATA >EEA1 0073 030E EEA1 DATA >EEA1 0074 030F EFA1 DATA >EEA1 0075 0310 F061 DATA >F061 DATA >F061 0076 0311 F0E1 DATA >F061 0077 0312 F161 DATA >F161 DATA >F161 0078 0313 F1E1 DATA >F161 0078 0313 F1E1 DATA >F161 0078 0314 F261 DATA >F261 0080 0315 F2E1 DATA >F261 0080 0315 F2E1 DATA >F361 0082 0317 F3E1 DATA >F361 0082 0317 F3E1 DATA >F361 0083 0318 F461 DATA >F361 0084 0319 F4E1 DATA >F361 0084 0319 F4E1 DATA >F361 0086 0318 F561 DATA >F361 0086 0318 F561 DATA >F361 0087 0316 F661 DATA >F361 0087 0316 F661 DATA >F361 0087 0316 F661 DATA >F361 0089 031E F761 DATA >F361 0090 031E F761 DATA >F3	0070 030B EBAI	DATA	>EBA1
0073 030E EEA1	0071 030C ECA1	DATA	>ECA1
0074 030F EFAI			
0075 0310 F061 DATA >F061 0076 0311 F061 DATA >F061 0077 0312 F161 DATA >F161 0078 0313 F161 DATA >F161 0079 0314 F261 DATA >F161 0080 0315 F261 DATA >F261 0080 0315 F361 DATA >F361 0082 0317 F361 DATA >F361 0082 0317 F361 DATA >F361 0083 0318 F461 DATA >F361 0084 0319 F461 DATA >F361 0086 0318 F561 DATA >F561 0086 0318 F561 DATA >F561 0087 031C F661 DATA >F561 0080 0318 F561 DATA >F661 0080 0318 F561 DATA >F661 0080 0318 F561 DATA >F661 0080 0316 F661 DATA >F661 0080 0316 F761 DATA >F761 0090 0316 F761 DATA >F761 0090 0316 F761 DATA >F761 0091 0320 F841 DATA >F881 0093 0322 F861 DATA >F881 0093 0322 F861 DATA >F881 0094 0323 F901 DATA >F901 0095 0324 F941 DATA >F901 0096 0325 F981 DATA >F961 0097 0326 F961 DATA >F961 0099 0328 FA41 DATA >F961 0090 0329 FA81 DATA >F981 0097 0326 F961 DATA >F961 0090 0327 FA01 DATA >F961 0090 0328 FA41 DATA >F881 0101 0329 FA81 DATA >F881 0101 0329 FA81 DATA >F881 0101 0329 FA81 DATA >F881 0100 0329 FA81 DATA >F961 0100 0329 FA81 DATA >F961 0100 0329 FA81 DATA >F861 0101 0324 F661 DATA >F861 0101 0325 F801 DATA >F881 0101 0326 F801 DATA >F881 0101 0327 FA81 DATA >F881 0101 0328 FA81 DATA >F881 0101 0328 FA81 DATA >F881 0101 0328 FA81 DATA >F881 0101 0329 FA81 DATA >F881 0100 0329 FA81 DATA >F881 0101 0328 F801 DATA >F881 0100 0329 F801 DATA >F881 0101 0328 F801 DATA >F881 0101 0328 F801 DATA >F881 0100 0329 F801 DATA >F881	0073 030E EEA1	DATA	>EEA1
0076 0311 F0E1 DATA >F0E1 DATA >F0E1 DATA >F1E1 DATA >F2E1 DATA >F2E1 DATA >F2E1 DATA >F2E1 DATA >F3E1 DATA >F		DATA	>EFA1
0077 0312 F161			
0078 0313 F1E1			
0079 0314 F261 DATA >F261   0080 0315 F2E1 DATA >F2E1   0080 0316 F361 DATA >F3E1   0080 0317 F3E1 DATA >F3E1   0082 0317 F3E1 DATA >F3E1   0083 0318 F461 DATA >F461   0084 0319 F4E1 DATA >F4E1   0085 031A F561 DATA >F561   0086 031B F5E1 DATA >F561   0086 031B F5E1 DATA >F561   0087 031C F661 DATA >F561   0089 031E F761 DATA >F661   0089 031E F761 DATA >F761   0090 031F F7E1 DATA >F761   0090 031F F7E1 DATA >F761   0091 0320 F841 DATA >F881   0092 0321 F881 DATA >F881   0093 0322 F8C1 DATA >F8C1   0094 0323 F901 DATA >F901   0095 0324 F941 DATA >F941   0096 0325 F981 DATA >F901   0097 0326 F9C1 DATA >F9C1   0099 0328 FA41 DATA >F8A1   0100 0329 FA81 DATA >F8A1   0100 0329 FA81 DATA >F8B1   0101 0329 FA81 DATA >F8B1   0103 032C F8C1 DATA >F8C1   0100 0329 FA81 DATA >F8C1   0100 0329 FA81 DATA >F8C1   0100 0329 FA81 DATA >F8B1   0101 032A FAC1 DATA >FAC1   0100 032B FBC1 DATA >FAC1   0100 032B FBC1 DATA >FBC1   0100 032F FC01 DATA >FBC1   0100 0332 FC01 DATA >FCC1   0100 0333 FCC1 DATA >FCC1   0100 0333 FCC1 DATA >FCC1   0110 0333 FCC1 DATA >FCC1   0111 0334 FCC1 DATA >FCC1			
0080 0315 F2E1			
0081 0316 F361			
0082 0317 F3E1			
0083 0318 F461 DATA >F461 DATA >F561 DATA >F661 DATA >F661 DATA >F661 DATA >F661 DATA >F661 DATA >F661 DATA >F761 DATA >F7761 DATA >F7771 DATA			
0084 0319 F4E1			
0085 031A F561 DATA >F561 0086 031B F5E1 DATA >F5E1 0087 031C F661 DATA >F5E1 0089 031E F761 DATA >F6E1 0099 031F F7E1 DATA >F7E1 0090 031F F7E1 DATA >F7E1 0091 0320 F841 DATA >F881 0092 0321 F881 DATA >F88C1 0093 0322 F8C1 DATA >F901 0094 0323 F901 DATA >F901 0095 0324 F941 DATA >F981 0096 0325 F981 DATA >F981 0097 0326 F9C1 DATA >F9C1 0098 0327 FA01 DATA >FA01 0099 0328 FA41 DATA >FA01 0090 0329 FA81 DATA >FA81 0101 0320 F881 DATA >FA81 0101 0320 F881 DATA >FA81 0101 0320 F881 DATA >FA81 0102 032B FB01 DATA >FA81 0103 032C F841 DATA >FA81 0104 032D F881 DATA >FB81 0105 032E FBC1 DATA >FBC1 0106 032F FC01 DATA >FBC1 0107 0330 FC31 DATA >FBC1 0108 0331 FC51 DATA >FC51 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC51 0101 0333 FC91 DATA >FC51 0101 0333 FC91 DATA >FC51 0101 0333 FC91 DATA >FC51 0101 0333 FC91 DATA >FC91 0111 0334 FCB1			
0086 031B F5E1 DATA >F5E1 0087 031C F661 DATA >F6E1 0088 031D F6E1 DATA >F6E1 0089 031E F761 DATA >F761 0090 031E F761 DATA >F761 0091 0320 F841 DATA >F8E1 0092 0321 F881 DATA >F881 0093 0322 F8C1 DATA >F8E1 0094 0323 F901 DATA >F901 0095 0324 F941 DATA >F901 0096 0325 F981 DATA >F981 0097 0326 F9C1 DATA >F9C1 0098 0327 FA01 DATA >F9C1 0099 0328 FA41 DATA >FAB1 0100 0329 FA81 DATA >FAB1 0101 0324 FAC1 DATA >FAB1 0102 032B FB01 DATA >FAB1 0103 032C FB41 DATA >FBB1 0104 032D FB81 DATA >FBB1 0105 032E FBC1 DATA >FBC1 0106 032F FC01 DATA >FBC1 0107 0330 FC31 DATA >FBC1 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC51 0100 0333 FC91 DATA >FC51 0110 0333 FC91 DATA >FC51 0111 0333 FC91 DATA >FC61			
0087 031C F661 DATA >F661 0088 031D F6E1 DATA >F6E1 0089 031E F761 DATA >F761 0090 031F F7E1 DATA >F7E1 0091 0320 F841 DATA >F841 0092 0321 F881 DATA >F881 0093 0322 F8C1 DATA >F8C1 0094 0323 F901 DATA >F901 0095 0324 F941 DATA >F901 0096 0325 F981 DATA >F981 0097 0326 F9C1 DATA >F901 0098 0327 FA01 DATA >F9C1 0098 0327 FA01 DATA >FA01 00090 0328 FA81 DATA >FA01 0100 0329 FA81 DATA >FA81 0101 032A FAC1 DATA >FAC1 0102 032B F801 DATA >F8C1 0103 032C F841 DATA >F8C1 0104 032D F881 DATA >F8C1 0105 032F FC01 DATA >F8C1 0106 032F FC01 DATA >F8C1 0107 0330 FC31 DATA >F8C1 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC51 0110 0333 FC91 DATA >FC51			
0088 031D F6E1 DATA >F6E1 0089 031E F761 DATA >F761 0090 031E F761 DATA >F761 0090 031F F7E1 DATA >F7E1 0091 0320 F841 DATA >F841 0092 0321 F881 DATA >F881 0093 0322 F8C1 DATA >F88C1 0094 0323 F901 DATA >F8C1 0094 0323 F901 DATA >F901 0095 0324 F941 DATA >F901 0095 0324 F941 DATA >F901 0096 0325 F981 DATA >F901 0097 0326 F9C1 DATA >F9C1 0098 0327 FA01 DATA >F9C1 0098 0327 FA01 DATA >FA01 0099 0328 FA41 DATA >FA41 0100 0329 FA81 DATA >FA81 0101 032A FAC1 DATA >FAC1 0102 032B FB01 DATA >F8B1 DATA >F8B1 0105 032C FB41 DATA >F8B1 0105 032C FB41 DATA >F8B1 0105 032C FB41 DATA >F8C1 0106 032F FC01 DATA >F8C1 0107 0330 FC31 DATA >F8C1 0107 0330 FC31 DATA >FC01 0107 0333 FC91 DATA >FC71 0110 0333 FC91 DATA >FC91 0111 0334 FCB1 DATA >FC91 0111 0334 FCB1 DATA >FC91 0111 0334 FCB1 DATA >FC01			
0089 031E F761 DATA >F761 0090 031F F7E1 DATA >F7E1 0091 0320 F841 DATA >F841 0092 0321 F881 DATA >F881 0093 0322 F8C1 DATA >F8C1 0094 0323 F901 DATA >F9C1 0095 0324 F941 DATA >F901 0096 0325 F981 DATA >F981 0097 0326 F9C1 DATA >F9C1 0098 0327 FA01 DATA >F9C1 0098 0327 FA01 DATA >FA01 0100 0329 FA81 DATA >FA01 0101 0324 FAC1 DATA >FAC1 0102 0328 FB01 DATA >FAC1 0102 0328 FB01 DATA >F8C1 0103 032C F841 DATA >F8C1 0104 032D F881 DATA >F8B1 0105 032E FBC1 DATA >FBC1 0106 032F FC01 DATA >FC01 0107 0330 FC31 DATA >FC01 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC51 0110 0333 FC91 DATA >FC91 0111 0334 FCB1 DATA >FC91			
0090 031F F7E1			
0091 0320 F841 DATA >F841   0092 0321 F881 DATA >F881   0093 0322 F8C1 DATA >F8C1   0094 0323 F901 DATA >F901   0095 0324 F941 DATA >F901   0096 0325 F981 DATA >F981   0097 0326 F9C1 DATA >F9C1   0098 0327 FA01 DATA >F9C1   0099 0328 FA41 DATA >FA01   0099 0328 FA41 DATA >FA01   0100 0329 FA81 DATA >FA81   0101 032A FAC1 DATA >FAC1   0102 032B F801 DATA >F8C1   0103 032C F841 DATA >F8B1   0104 032D F881 DATA >F8B1   0105 032E F8C1 DATA >F8B1   0105 032E F8C1 DATA >F8C1   0106 032F FC01 DATA >F8C1   0107 0330 FC31 DATA >FC01   0109 0332 FC71 DATA >FC51   0109 0332 FC71 DATA >FC51   0110 0333 FC91 DATA >FC91   0111 0334 FCB1 DATA >FCB1			
0092 0321 F881 DATA >F881   0093 0322 F8C1 DATA >F8C1   0094 0323 F901 DATA >F9C1   0095 0324 F941 DATA >F901   0096 0325 F981 DATA >F981   0097 0326 F9C1 DATA >F9C1   0098 0327 FA01 DATA >F9C1   0099 0328 FA41 DATA >FA01   0100 0329 FA81 DATA >FA81   0101 032A FAC1 DATA >FAC1   0102 032B FB01 DATA >F8C1   0103 032C F841 DATA >F8C1   0104 032D F881 DATA >F8B1   0105 032E FBC1 DATA >F8C1   0106 032F FC01 DATA >F8C1   0107 0330 FC31 DATA >F8C1   0108 0331 FC51 DATA >FC51   0109 0332 FC71 DATA >FC51   0109 0332 FC71 DATA >FC51   0110 0333 FC91 DATA >FC91   0111 0334 FCB1 DATA >FCB1			
0093 0322 F8C1			
0094 0323 F901 DATA >F901 0095 0324 F941 DATA >F941 0096 0325 F981 DATA >F981 0097 0326 F9C1 DATA >F9C1 0098 0327 FA01 DATA >FA01 0099 0328 FA41 DATA >FA01 0100 0329 FA81 DATA >FAC1 0101 032A FAC1 DATA >FAC1 0102 032B FB01 DATA >FB01 0103 032C FB41 DATA >FB01 0104 032D FB81 DATA >FB81 0105 032E FBC1 DATA >FBC1 0106 032F FC01 DATA >FBC1 0107 0330 FC31 DATA >FC01 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC51 0109 0332 FC71 DATA >FC51 0110 0333 FC91 DATA >FC51			
0095 0324 F941 DATA >F941 0096 0325 F981 DATA >F981 0097 0326 F9C1 DATA >F981 0097 0326 F9C1 DATA >F9C1 0098 0327 FA01 DATA >FA01 0099 0328 FA41 DATA >FA01 0100 0329 FA81 DATA >FA41 0100 0329 FA81 DATA >FAC1 0102 0328 F801 DATA >FAC1 0102 0328 F801 DATA >F801 0103 032C F841 DATA >F801 0103 032C F841 DATA >F881 0104 032D F881 DATA >F881 0105 032E F8C1 DATA >F8C1 0106 032F FC01 DATA >FC01 0107 0330 FC31 DATA >FC01 0107 0330 FC31 DATA >FC01 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC51 0110 0333 FC91 DATA >FC91 0111 0334 FC81 DATA >FC91 0111 0334 FC81 DATA >FC91 0111 0334 FC81 DATA >FC81			
0096 0325 F981 DATA >F981 0097 0326 F9C1 DATA >F9C1 0098 0327 FA01 DATA >FA01 0099 0328 FA41 DATA >FA41 0100 0329 FA81 DATA >FA81 0101 032A FAC1 DATA >FAC1 0102 032B FB01 DATA >FB01 0103 032C FB41 DATA >FB01 0104 032D F881 DATA >FB81 0105 032E FBC1 DATA >FBC1 0106 032F FC01 DATA >FC01 0107 0330 FC31 DATA >FC01 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC71 0110 0333 FC91 DATA >FC91 0111 0334 FCB1 DATA >FC91			
0097 0326 F9C1 DATA >F9C1 0098 0327 FA01 DATA >FA01 0099 0328 FA41 DATA >FA41 0100 0329 FA81 DATA >FA81 0101 0324 FAC1 DATA >FAC1 0102 032B FB01 DATA >FB01 0103 032C FB41 DATA >FB01 0104 032D FB81 DATA >FB81 0105 032E FBC1 DATA >FBC1 0106 032F FC01 DATA >FC01 0107 0330 FC31 DATA >FC31 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC71 0110 0333 FC91 DATA >FC91 0111 0334 FCB1 DATA >FC91			
0098 0327 FA01 DATA >FA01 0099 0328 FA41 DATA >FA41 0100 0329 FA81 DATA >FA41 0101 032A FAC1 DATA >FAC1 0102 032B FB01 DATA >FB01 0103 032C FB41 DATA >FB41 0104 032D FB81 DATA >FB81 0105 032E FBC1 DATA >FBC1 0106 032F FC01 DATA >FC01 0107 0330 FC31 DATA >FC31 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC51 0110 0333 FC91 DATA >FC71 0111 0334 FCB1 DATA >FC91			
0099 0328 FA41 DATA >FA41 0100 0329 FA81 DATA >FA81 0101 032A FAC1 DATA >FAC1 0102 032B FB01 DATA >FB01 0103 032C FB41 DATA >FB41 0104 032D FB81 DATA >FB81 0105 032E FBC1 DATA >FBC1 0106 032F FC01 DATA >FC01 0107 0330 FC31 DATA >FC31 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC71 0110 0333 FC91 DATA >FC71 0111 0334 FCB1 DATA >FC91			
0100 0329 FA81 DATA >FA81 0101 032A FAC1 DATA >FAC1 0102 032B FB01 DATA >FB01 0103 032C FB41 DATA >FB41 0104 032D FB81 DATA >FB81 0105 032E FBC1 DATA >FB81 0106 032F FC01 DATA >FC01 0107 0330 FC31 DATA >FC31 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC51 0109 0332 FC71 DATA >FC51 0110 0333 FC91 DATA >FC91 0111 0334 FCB1 DATA >FC91			
0101 032A FAC1 DATA >FAC1 0102 032B FB01 DATA >FB01 0103 032C FB41 DATA >FB81 0104 032D FB81 DATA >FB81 0105 032E FBC1 DATA >FBC1 0106 032F FC01 DATA >FC01 0107 0330 FC31 DATA >FC31 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC51 0110 0333 FC91 DATA >FC71 0110 0333 FC91 DATA >FC91 0111 0334 FCB1 DATA >FC81			
0102 032B FB01 DATA >FB01 0103 032C FB41 DATA >FB41 0104 032D FB81 DATA >FB81 0105 032E FBC1 DATA >FBC1 0106 032F FC01 DATA >FC01 0107 0330 FC31 DATA >FC31 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC71 0110 0333 FC91 DATA >FC91 0111 0334 FCB1 DATA >FC91			
0103 032C FB41 DATA >FB41 0104 032D FB81 DATA >FB81 0105 032E FBC1 DATA >FBC1 0106 032F FC01 DATA >FC01 0107 0330 FC31 DATA >FC31 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC51 0110 0333 FC91 DATA >FC71 0111 0334 FC81 DATA >FC91			
0104 032D FB81 DATA >FB81 0105 032E FBC1 DATA >FBC1 0106 032F FC01 DATA >FC01 0107 0330 FC31 DATA >FC31 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC51 0110 0333 FC91 DATA >FC71 0110 0334 FC81 DATA >FC81			
0106 032F FC01 DATA >FC01 0107 0330 FC31 DATA >FC31 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC71 0110 0333 FC91 DATA >FC91 0111 0334 FCB1 DATA >FCB1			- ·
0106 032F FC01 DATA >FC01 0107 0330 FC31 DATA >FC31 0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC71 0110 0333 FC91 DATA >FC91 0111 0334 FCB1 DATA >FCB1	0105 032E FBC1	DATA	>FBC1
0108 0331 FC51 DATA >FC51 0109 0332 FC71 DATA >FC71 0110 0333 FC91 DATA >FC91 0111 0334 FCB1 DATA >FCB1		DATA	>FC01
0109 0332 FC71 DATA >FC71 0110 0333 FC91 DATA >FC91 0111 0334 FCB1 DATA >FCB1	0107 0330 FC31	DATA	>FC31
0110 0333 FC91 DATA >FC91 0111 0334 FCB1 DATA >FCB1			
0111 0334 FCB1 DATA >FCB1	0109 0332 FC71	DATA	>FC71
		DATA	>FC91
0112 0335 FCD1 DATA >FCD1	0111 0334 FCB1	DATA	>FCB1
	0112 0335 FCD1	DATA	>FCD1

>FCF1 0113 0336 FCF1 DATA 0114 0337 FD11 DATA >FD11 0115 0338 FD31 DATA >FD31

0170	036F	FEDE	DATA	>FFDF			
	0370		DATA	>FFE2			
	0370		DATA	>FFE4			
	0371						
			DATA	>FFE6			
	0373		DATA	>FFE8			
	0374		DATA	>FFEA			
	0375		DATA	>FFEC			
0177	0376	FFEE	DATA	>FFEE			
0178	0377	FFF0	DATA	>FFF0			
0179	0378	FFF2	DATA	>FFF2			
0180	0379	FFF4	DATA	>FFF4			
0181	037A	FFF6	DATA	>FFF6			
0182	037B	FFF8	DATA	>FFF8			
	037C		DATA	>FFFA			
	037D		DATA	>FFFC			
	037E		DATA	>FFFE			
	037E		DATA	>0			
0187	0371	*	DATA	70			
	0200		DATA		* 500		
	0380		DATA	>1F5F			ALUES NEXT
	0381		DATA	>1E5F	* (F	OLARITY	f BIT = 1)
	0382		DATA	>1D5F			
	0383		DATA	>1C5F			
0192	0384	1B5F	DATA	>1B5F			
0193	0385	1A5F	DATA	>1A5F			
0194	0386	195F	DATA	>195F			
0195	0387	185F	DATA	>185F			
0196	0388	175F	DATA	>175F			
	0389		DATA	>165F			
	038A		DATA	>155F			
	038B		DATA	>145F			
		135F	DATA	>135F			
	038D		DATA	>125F			
	038E		DATA	>115F			
		105F	DATA	>105F			
	0390		DATA	>F9F			
	0391		DATA	>F1F			
	0392		DATA	>E9F			
	0393		DATA	>E1F			
0208	0394	0D9F	DATA	>D9F			
0209	0395	OD1F	DATA	>D1F			
0210	0396	0C9F	DATA	>C9F			
0211	0397	0C1F	DATA	>C1F			
0212	0398	0B9F	DATA	>B9F			
0213	0399	OB1F	DATA	>B1F			
	039A		DATA	>A9F			
	039B		DATA	>A1F			
	039C		DATA	>99F			
	039D		DATA	>91F			
	039E		DATA	>89F			
	039F		DATA	>81F			
	03A0		DATA	>7BF			
	1AE0		DATA	>77F			
	03A2		DATA	>73F			
	03A3		DATA	>6FF			
	03A4		DATA	>6BF			
	03A5		DATA	>67F			
0226	03A6	U63F	DATA	>63F			

0227	03A7	05FF	DATA	>5FF
0228	8AE0	05BF	DATA	>5BF
0229	03A9	057F	DATA	>57F
			DATA	>53F
0230	03AA	053F		
0231	03AB	04FF	DATA	>4FF
0232	03AC	04BF	DATA	>4BF
0233	03AD	047F	DATA	>47F
0234	03AE	043F	DATA	>43F
0235	03AF	03FF	DATA	>3FF
0236	03B0	03CF	DATA	>3CF
0237	03B1	03AF	DATA	>3AF
0238	03B2	038F	DATA	>38F
0239	03B3	036F	DATA	>36F
0240	03B4	034F	DATA	>34F
0241	03B5	032F	DATA	>32F
0242	03B6	030F	DATA	>30F
0243	03B7	02EF	DATA	>2EF
0244	03B8	02CF	DATA	>2CF
0245	03B9	02AF	DATA	>2AF
0246	03BA	028F	DATA	>28F
0247	0388	026F	DATA	>26F
				_
0248	03BC	024F	DATA	>24F
0249	03BD	022F	DATA	>22F
0250	03BE	020F	DATA	>20F
0251	03 <b>BF</b>	OIEF	DATA	>1EF
0252	03C0	0107	DATA	>107
0253	03C1	01C7	DATA	>1C7
0254	03C2	0187	DATA	>187
0255	03C3	01A7	DATA	>1A7
0256	03C4	0197	DATA	>197
0257	03C5	0197	DATA	>187
			DATA	>177
0258	0306	0177		
0259	03C7	0167	DATA	>167
0260	03C8	0157	DATA	>157
0261	03C9	0147	DATA	>147
0262	03CA	0137	DATA	>137
0263	03CB	0127	DATA	>127
0264	03CC	0117	DATA	>117
0265	03CD	0107	DATA	>107
0266	03CE	00F7	DATA	>F7
0267	03CF	00E7	DATA	>E7
0268	0300	00DB	DATA	>DB
0269	03D1	00D3	DATA	>D3
0270	0302	00CB	DATA	>CB
0271	03D3	00C3	DATA	>C3
0272	03D4	00BB	DATA	>BB
0273	03D5	00B3	DATA	>B3
0274	03D6	00AB	DATA	>AB
0275	03D7	00A3	DATA	EA<
0276	0308	009B	DATA	>9B
0277	03D9	0093	DATA	>93
0278	03DA	008B	DATA	>8B
0279	03DB	0083	DATA	>83
02/9	03DC	007B	DATA	>7B
				>73
0281	03DD	0073	DATA	
0282	03DE	006B	DATA	>6B
0283	03DF	0063	DATA	>63

0284 03E0	005D	DATA	>50
0285 03E1	0059	DATA	>59
0286 03E2	0055	DATA	>55
0287 03E3	0051	DATA	>51
0288 03E4	004D	DATA	>4D
0289 03E5	0049	DATA	>49
0290 03E6	0045	DATA	>45
0291 03E7	0041	DATA	>41
0292 03E8	003D	DATA	>3D
0293 03E9	0039	DATA	>39
0294 03EA	0035	DATA	>35
0295 03EB	0031	DATA	>31
0296 03EC	002D	DATA	>2D
0297 03ED	0029	DATA	>29
0298 03EE	0025	DATA	>25
	0021	DATA	>21
	001E	DATA	>1E
	001C	DATA	>1C
0302 03F2		DATA	>1A
0303 03F3		DATA	>18
0304 03F4		DATA	>16
0305 03F5		DATA	>14
0306 03F6		DATA	>12
	0010	DATA	>10
0308 03F8		DATA	>E
0309 03F9		DATA	>C
0310 03FA		DATA	> A
0311 03FB		DATA	>8
0312 03FC		DATA	>6
0313 03FD		DATA	>4
0314 03FE		DATA	>2
0315 03FF	0000	DATA	>0
0316			
0317		END	
NO ERRORS,	NO WARNINGS		

211

# 6. Floating-Point Arithmetic with the TMS32010

Ray Simar, Jr.

Digital Signal Processing - Semiconductor Group
Texas Instruments

#### INTRODUCTION

The TMS32010 Digital Signal Processor is a fixed-point 16/32-bit microprocessor. However, it can also perform floating-point computations at a speed comparable to dedicated floating-point processors.

The purpose of this application report is to analyze an implementation of floating-point addition and multiplication on the TMS32010. The floating-point single-precision standard proposed by the IEEE will be examined. Using this standard, the TMS32010 performs a floating-point multiplication in 8.4 microseconds and a floating-point addition in 17.2 microseconds.

To illustrate floating-point formats and the tradeoffs involved in making a choice between different floating-point formats, a review of floating-point arithmetic notation and of addition and multiplication algorithms is first presented.

#### FLOATING-POINT NOTATION

The floating-point number f may be written in floating-point format as

 $f = m \times b^e$ 

where

m = mantissa b = basee = exponent

For example, 6,789,320 may be written as

 $0.6789320 \times 10^{7}$ 

In this case,

m = 0.6789320b = 10

The two floating-point numbers  $f_1$  and  $f_2$  may be written as

$$f_1 = m_1 \times b^{e_1}$$

$$f_2 = m_2 \times b^{e_2}$$

Floating-point addition/subtraction, multiplication, and division for f<sub>1</sub> and f<sub>2</sub> are defined as follows:

$$f_1 \pm f_2 = (m_1 \pm m_2 \times b^{-(e_1 - e_2)}) \times b^{e_1}$$
 if  $e_1 \ge e_2$  (1)

or

$$=(m_1 \times b^{-(e_2-e_1)}) \pm m_2) \times b^{e_2}$$
 if  $e_1 < e_2$ 

$$f_1 \times f_2 = m_1 \times m_2 \times b^{(e_1 + e_2)}$$
 (2)

$$f_1/f_2 = (m_1/m_2) \times b^{(e_1 - e_2)}$$
 (3)

A cursory examination of these expressions reveals some of the factors involved in the implementation of floating-point arithmetic. For addition, it is necessary to shift the mantissa of the floating-point number which has the smaller exponent to the right by the difference in the magnitude of the two exponents. This is shown in the multiplication by the terms

This right shift can result in mantissa underflow. There are also possibilities for mantissa overflow. Addition and subtraction of exponents can lead to exponent underflow and overflow. To alleviate underflow and overflow, it is necessary to decide on some scheme for roundoff. For a detailed description and analysis of underflow and overflow conditions and rounding schemes, see reference 1.

It is desirable to have all numbers normalized, i.e., the mantissas of  $f_1$  and  $f_2$  have the most significant digit in the leftmost position. This provides the representation with the greatest accuracy possible for a fixed mantissa length. The result of any floating-point operation must also be normalized. The factors associated with normalization, overflow, and other characteristics of floating-point implementations are best illustrated with a few examples.

Consider the addition of two binary floating-point numbers f<sub>1</sub> and f<sub>2</sub> where

$$f_1 = 0.10100 \times 2^{011}$$

$$f_2 = 0.11100 \times 2^{001}$$

Both of these numbers are normalized, i.e., the first bit after the binary point is a 1. Addition requires equal exponents, so the fractions are aligned by shifting right the one with the smaller exponent and adjusting the smaller exponent. This yields

$$f_2 = 0.00111 \times 2^{011}$$

Then,

$$\begin{array}{c} f_1 + f_2 = 0.10100 \times 2^{011} + 0.00111 \times 2^{011} \\ = 0.11011 \times 2^{011} = f_3 \end{array}$$

The sum may overflow the left end by one digit, thus requiring a postaddition adjustment or renormalization step. Since it is assumed that the register is only of a finite length, this renormalization will result in the loss of the lowest order bit

Another example illustrates the overflow past the most significant bit. With an assumed register length of five, let

$$f_1 = 0.11100 \times 2011$$
  
 $f_2 = 0.10101 \times 2001$ 

Then.

$$\begin{array}{c} 0.11100 \times 2^{011} = f_1 \\ + 0.0010101 \times 2^{011} = f_2 \\ \hline 1.0000101 \times 2^{011} = f_3 \end{array}$$

The significance of the two digits underlined in the right part of the mantissa is suspect, since it is assumed that the corresponding bits of f<sub>1</sub> are zero. The left underlined digit is the overflow past the most significant bit. To finish the addition, f<sub>3</sub> is shifted to the right and the exponent adjusted accordingly. Thus,

$$1.0000101 \times 2^{011} = f_3$$

The shift of the fraction and the adjustment of the exponent yield

$$0.10000101 \times 2^{100} = f_3$$

The result may be rounded, giving

$$0.10001 \times 2^{100} = f_3$$

or truncated, giving

$$0.100000 \times 2^{100} = f_3$$

### FLOATING-POINT ALGORITHMS

# Multiplication Algorithm

The algorithm for normalized floating-point multiplication is illustrated in Figure 1. This algorithm is an implementation of Equation 2 in the section on floating-point notation. The floating-point numbers being multiplied are A and B written as

$$A = m_A \times b^{e_A}$$
 and  $B = m_B \times b^{e_B}$ 

The result is

$$C = mC \times b^{eC}$$

For the resulting mC, there are three special cases. The mC may be zero, in which case there is a branch to Step 10 to set C=0. If  $mC\neq 0$ , then the most significant bit will be in either the first or second leftmost bit. If the most significant bit is in the second leftmost bit, in a left shift of mC is necessary (see Step 5). Otherwise, C is already in normalized form, and there is a branch to Step 6.

Step 6 implements the desired rounding scheme. After this rounding, it is possible that m<sub>C</sub> will overflow (see Step 7). In this case, it is necessary to right-shift m<sub>C</sub> one bit (see Step 8). Step 9 checks for special cases of e<sub>C</sub>. If there is an overflow or underflow of e<sub>C</sub>, it is handled in Step 10. Otherwise, the result is in range, and the calculation is complete.




Figure 1. Floating-Point Multiplication

#### **Addition Algorithm**

The implementation of normalized floating-point addition is more involved than for multiplication. This addition algorithm, outlined in Figure 2, is an implementation of Equation 1 in the section on floating-point notation.




Figure 2. Floating-Point Addition

Step 1 compares  $e_A$  and  $e_B$  for determining  $e_C$ . For this illustration of the algorithm, it is assumed that  $e_A \le e_B$ . Step 2 determines the right shift (d) that is required to align  $m_A$ . Step 3 implements this right shift of  $m_A$ . Step 4 disposes of the extra bits of  $m_A$  by using the desired rounding technique. The mantissas of A and B are then added in Step 5.

Now, things become somewhat more involved. The m<sub>C</sub> may be zero, in which case there is a branch to Step 9 which sets e<sub>C</sub> = 0; a branch to Step 14 sets the special value of the result. The m<sub>C</sub> may overflow, in which case a right shift of one is necessary (see Step 7). The m<sub>C</sub> may have k leading zeroes, in which case a left shift of k is required. This normalization step is generally the most involved and time-consuming step to perform. Steps 10, 11, and 12 round m<sub>C</sub>, test for a possible overflow due to the rounding, and adjust e<sub>C</sub> accordingly. Step 13 involves the determination of the special case of e<sub>C</sub>. Finally, after Step 14, the sum C = A + B is formed.

# IEEE FLOATING-POINT SINGLE-PRECISION FORMAT

Of interest is a set of formats known as the IEEE standard. This IEEE recommended format consists of a variety of precision formats (single, double, single-extended, and double-extended). The IEEE has also proposed several techniques for handling special cases such as overflow, underflow,  $\pm \infty$ , and rounding. For complete details, the reader is referred to the proposed IEEE standard.<sup>2</sup>

The single-precision format is a 32-bit format consisting of a 1-bit sign field s, an 8-bit biased exponent e, and a 23-bit fraction f (see Figure 3). The value of a binary floating-point number X is determined as follows:

$$X = (-1)^{s} \times 2^{(e-127)} \times 1.f$$




Figure 3. IEEE Floating-Point Single-Precision Format

The advantage of this format is that it is structured in such a way as to provide easy storage and straightforward input/output operations on 8-, 16- and 32-bit processors. The disadvantage with this format is that the large mantissa will generally span several words of memory.

#### FLOATING-POINT IMPLEMENTATION

#### IEEE Implementation

The IEEE single-precision format is described here as it applies to the addition and multiplication algorithms. In these floating-point routines written for the TMS32010, all results are truncated to 31 bits. This was done so that the user has more flexibility to develop a rounding scheme suitable for his application. The representations of  $\pm \infty$  are ignored so that the user can decide how to handle these exceptions in a manner that is appropriate for his particular application.

#### I/O Considerations

The first consideration is the internal representation of the binary floating-point number. If the number is read into the TMS32010 as two 16-bit words, some processing is then necessary to put the floating-point number into a representation which is easier to process. The representation used in the TMS32010 programs in the Appendix is shown in Figure 4. This internal representation may be arrived at by a simple manipulation of the IEEE bit fields. For this particular algorithm, it is assumed that the floating-point number is input to the TMS32010 as the four 16-bit fields shown in Figure 4. However, the user can easily supply his own routine to arrive at this format from two 16-bit inputs to the TMS32010 where the inputs contain the IEEE single-precision format.




Figure 4. Floating-Point Representation

The format in Figure 4 was chosen to minimize the execution time of the floating-point addition and multiplication routines. The format of the result is shown in Figure 5. Notice that it is identical to the format in Figure 4 except for CLO. CLO has its 16 most significant bits valid for both the multiplication and addition routines.




Figure 5. Result Representation

#### Normalization

Since the floating-point addition involves a normalization, a technique similar to a binary search algorithm is used in the addition routine in the Appendix. To begin the normalization routine, note that with the format used for the result (see Figure 5), all mantissas can be considered to be positive. The binary search for the most significant bit (the leftmost 1 since the mantissa is positive) is illustrated in Figure 6.

The first move is to split C into CHI and CLO. If CHI  $\neq 0$ , then the most significant bit (MSB) is in CHI, otherwise, it is in CLO. For this example, it is in CHI. The next step is to split CHI into C11 and C12. If C11  $\neq 0$ , then the MSB is in the eight bits of C11; otherwise, it is in C12. For this example, the MSB is in C12. Next, split C12 into C23 and C24. Again, if C24  $\neq 0$ , then the MSB is in C24; otherwise, it is in C23. Since C24  $\neq 0$ , split C24 into C37 and C38. Since C37  $\neq 0$ , the MSB is in C37. Finally, splitting C37, a simple bit test shows that the MSB is in position 19. Using this technique, it is possible to find the MSB in a 32-bit field with only five compares.






Figure 6. Binary Search

#### Added Precision

As illustrated in Figure 5, the 16 most significant bits of CLO are valid, i.e., C is valid for 31 places beyond the binary point. Oftentimes the user is not as concerned with the IEEE standard as in being certain that he has enough accuracy for his particular application. Since the TMS32010 uses 16-bit words, the routines in the Appendix implicitly maintain a 30-bit mantissa. They also implicitly use a 16-bit exponent. If the user desires this added accuracy and dynamic range, then it is readily implementable with no additional cost in execution time. The normalization for the addition, as mentioned previously, operates over the entire 32-bit accumulator. For the strict IEEE format, the user will only want to normalize over the 25 most significant bits of the accumulator. The structure of the normalization routine makes this modification simple.

The routines in the Appendix make no provision for the representations of  $\pm \infty$  and exponent underflow and overflow. The user of the routines should consider the degree of significance of these results and the way they should be handled for his particular application. Since these routines are written to operate at maximum speed, truncation of results is used. If the user desires to implement a rounding scheme, then he will also need to check for the possibility of overflow due to the rounding scheme. This step is shown in the multiplication and addition flowcharts (see Figures 1 and 2).

#### SUMMARY

The TMS32010 may be used to perform floating-point operations with great accuracy, wide dynamic range, and high-speed execution. The design engineer has the responsibility of deciding what type of floating-point format is best for his application. To aid in understanding floating-point operations, several examples have been given illustrating the manipulations necessary to implement floating-point addition and multiplication algorithms. Flowcharts for these algorithms are also included. The Appendix contains the TMS32010 code for the IEEE floating-point single-precision format used in multiplication and addition. These same routines may also be used without modification to implement a format with up to a 30-bit mantissa and a 16-bit exponent without any increase in execution time.

#### REFERENCES

- Kuck, D.J., THE STRUCTURE OF COMPUTERS AND COMPUTATIONS, Volume 1. New York: John Wiley & Sons, 1978.
- Coonen, J. et al, "A Proposed Standard for Binary Floating-Point Arithmetic," ACM SIGNUM NEWS-LETTER, October, 1979, 4-12.

## APPENDIX

IEEEMULT	320 FAMILY MACRO ASSEMBLER 2.1 83.076 16:33:40 1/18/84
0001	*************
0002	*
0003	* THIS IS A FLOATING-POINT MULTIPLICATION ROUTINE WHICH
0004	<ul> <li>* IMPLEMENTS THE IEEE PROPOSED FLOATING-POINT FORMAT ON</li> </ul>
0005	* THE TMS32010.
0006	*
0007	****************
0008	*
0009	* INITIAL FORMAT (ALL 16 BIT WORDS)
0010	*
0011	*   ALL 0 OR 1   ASIGN (0 OR -1)
0012	*
0012	*
0013	*
0015	*  0 . 15 BITS   AHI (NORMALIZED)
0015	*
0017	*
0017	*
0019	*  0  9 BITS  0  ALO
0020	*
0020	*
0021	*
0022	*   AEXP (-127 TO 128)
0023	*
0024	*
0025	* TO HAVE THIS CORRESPOND TO IEEE FORMAT, INPUT 0.1F *
0020	* 2 ** (E + 1) INSTEAD OF 1.F * 2 ** E AND SUBTRACT
0027	* 127 FROM E.
0028	*
0030	* THE FINAL FORMAT IS THE SAME AS THE INITIAL FORMAT
0030	* EXCEPT THAT FOR CLO WE HAVE:
0032	*
0033	*
0034	*   16 BITS   CLO
0035	*
0036	*
0037	* THE 16 BITS OF CLO ARE VALID. ANYTHING PAST THESE
0038	* HAS BEEN TRUNCATED.
0039	*
0040	***************
0041	*
0042	* WORST CASE (EXCLUDING INITIALIZATION AND 1/0):
0043	* 8.4 MICROSECONDS
0044	* WORDS OF PROGRAM MEMORY: 72
0045	*
0046	***************
0047	*
0048	IDT 'IEEEMULT'
0049 0000	DSEG
0050	*
0051 0000	AEXP BSS 1
0052 0001	AHI BSS 1
0053 0002	ALO BSS 1
0054 0003	
0055 0004	BEXP BSS 1

```
0056 0005
                 BHI BSS 1
0057 0006
                 BLO BSS 1
0058 0007
                 BSIGN BSS 1
0059 0008
                 CEXP BSS 1
0060 0009
                 CHI BSS 1
0061 000A
                 CLO BSS 1
0062 000B
                 CSIGN BSS 1
0063 000C
                 TLO BSS 1
0064 000D
                 THI BSS 1
0065 000E
0066 000F
                 CLOHI BSS 1
                 M0003 BSS 1
0067 0010
                 ONE BSS 1
0068 0011
                 NEGONE BSS 1
0069 0012
                 TWO BSS 1
0070
0071 0013
                       DEND
0072
0073 0000
                       PSEG
                                  * BEGIN THE PROGRAM SEGMENT *
0074
0075 0000 4003
                            IN ASIGN, PAO
                                               * INPUT *
0076 0001 4000
                            IN AEXP.PA0
0077 0002 4001
                            IN AHI, PAO
0078 0003 4002
                            IN ALO, PAO
0079 0004 4007
                            IN BSIGN, PAO
0080 0005 4004
                            IN BEXP, PAO
0081 0006 4005
0082 0007 4006
                            IN BHI, PAO
                            IN BLO, PAO
0083
                                  * FINISHED THE INPUT ROUTINE *
0084
0085
                                           * A LITTLE INITIALIZATION *
0086 0008 6E00
                 START
                            LDPK 0
0087 0009 7E01
                           LACK 1
0088 000A 5010
                            SACL ONE
0089 000B 7E03
                            LACK 3
0090 000C 500F
                            SACL M0003
0091 000D 7F89
                            ZAC
0092 000E 1010
                            SUB ONE
0093 000F 5011
0094 0010 7E02
                            SACL NEGONE
                            LACK 2
0095 0011 5012
                            SACL TWO
0096
                                  * DONE WITH THE INITIALIZATION *
0097
                                  * ADD EXPONENTS *
0098 0012 2000
                            LAC AEXP
0099 0013 0004
                            ADD BEXP
0100 0014 5008
                                             * CEXP = AEXP + BEXP *
                            SACL CEXP
0101
                                  * FINISHED ADDING EXPONENTS *
0102
                                  * MULTIPLY MANTISSAS *
0103 0015 6A02
                            LT ALO
                                       * FIRST PRODUCT, (ALO * BHI) *
0104 0016 6D05
                            MPY BHI
0105 0017 7F8E
                            PAC
0106 0018 580D
                            SACH THI
0107 0019 500C
                            SACL TLO
0108
0109 001A 6A01
                            LT AHI
                                       * SECOND PRODUCT, (AHI * BLO) *
0110 001B 6D06
                            MPY BLO
0111
0112 001C 7F8F
                            APAC
                                       * (ALO * BHI + AHI * BLO) *
```

```
0113
0114 001D 7F8F
                            APAC
                                      * HAS THE EFFECT OF
                                        (AHI * BLO + ALO * BHI)
0115
                                        * 2 ** -15 *
0116
0117 001E 600D
                            ADDH THI
0118 001F 610C
                            ADDS TLO
0119 0020 580D
                            SACH THI
0120
                                      * (AHI * BHI) *
0121 0021 6D05
                           MPY BHI
0122 0022 7F8E
                            PAC
                            ADDS THI
0123 0023 610D
0124
0125 0024 5909
                                           * GET RID OF EXTRA SIGN BIT *
                            SACH CHI,1
0126 0025 500A
                            SACL CLO
                                      * THE (ALO * BLO * 2 ** -30) IS LOST DUE
0127
                                        TO THE IEEE FORMAT *
0128
0129
0130
                                      * FINISHED MULTIPLYING THE MANTISSAS *
0131
0132
                                       * CHECK SPECIAL CASES AND WRAP THINGS UP
0133 0026 FE00
                            BNZ OK
                                      * CHI AND CLO ARE STILL IN THE ACC *
     0027 002C'
0134
0135 0028 7F89
                            ZAC
                                      * IF C IS ZERO LOAD CEXP WITH ZERO *
0136 0029 5008
                            SACL CEXP
0137 002A F900
                            B SETSIN * BRANCH TO SET THE SIGN *
     002B 003A'
0138
0139 002C 210A
                 OK
                           LAC CLO,1
                                            * TAKING CARE OF EXTRA SIGN BIT
                                              AS ABOVE *
0140
0141 002D 500A
                            SACL CLO
                            LAC ONE, 14
0142 002E 2E10
                                            * MASK OFF POSSIBLE MSB *
0143 002F 7909
                            AND CHI
.0144 0030 FE00
                            BNZ SETSIN
                                            * BRANCH IF NORMALIZATION NOT
     0031 003A'
                                              NECESSARY *
0146
0147 0032 2008
                 SHIFTl
                            LAC CEXP
                                            * HERE A LEFT SHIFT OF ONE IS
                                              NECESSARY *
0148
0149 0033 1010
                            SUB ONE
0150 0034 5008
                            SACL CEXP
0151
                            ZALH CHI
0152 0035 6509
                            ADDS CLO
0153 0036 610A
                            SACH CHI,1
0154 0037 5909
                            LAC CLO, 1
0155 0038 210A
0156 0039 500A
                            SACL CLO
0157
                 SETSIN
                            ZALS ASIGN
0158 003A 6603
0159 003B 7807
0160 003C FE00
                            XOR BSIGN
                            BNZ NEG
                                            * IF ASIGN XOR BSIGN != 0
     003D 0042'
0161
                                             THE PRODUCT IS NEGATIVE *
0162
0163 003E 7F89
                            ZAC
                            SACL CSIGN
0164 003F 500B
0165 0040 F900
                           B OUTPUT
```

```
0041 0044'
 0166
 0167 0042 2011
                     NEG
                                  LAC NEGONE
                                                     * NEGONE = -1 *
 0168
 0169 0043 500B
                                  SACL CSIGN
 0170
 0171 0044 490B
                     OUTPUT
                                 OUT CSIGN, PA1
 0172 0045 4908
0173 0046 4909
0174 0047 490A
                                OUT CEXP, PA1
OUT CHI, PA1
OUT CLO, PA1
 0175
 0176 0048 F900
                                  B SELF
                     SELF
       0049 0048'
 0177
 0178
                                               * END THE PROGRAM SEGMENT *
                                  END
 0179
NO ERRORS, NO WARNINGS
```

```
0056 0004
                BEXP BSS 1
0057 0005
                BHI BSS 1
0058 0006
                BLO BSS 1
0059 0007
                BSIGN BSS 1
0060 0008
                CEXP BSS 1
0061 0009
                CHI BSS 1
0062 000A
                CLO BSS 1
                CSIGN BSS 1
0063 000B
0064 000C
                C11 BSS 1
0065 000D
                C12 BSS 1
0066 000E
                C21 BSS 1
0067 000F
                C22 BSS 1
0068 0010
                C31 BSS 1
0069 0011
                C32 BSS 1
                C33 BSS 1
0070 0012
0071 0013
                C34 BSS 1
                C23 BSS 1
C24 BSS 1
0072 0014
0073 0015
                C35 BSS
0074 0016
                         1
0075 0017
                C36 BSS 1
                C37 BSS 1
0076 0018
0077 0019
                C38 BSS 1
0078 001A
                CTEMP BSS 1
0079 001B
                D BSS 1
0080 001C
                SHIFT1 BSS 1
0081 001D
                SHIFT2 BSS 1
0082 001E
                AHITL BSS 1
0083 001F
                BHITL BSS 1
0084 0020
                N1 BSS 1
0085 0021
                N2 BSS 1
0086 0022
                N3 BSS
                        1
0087 0023
                N4 BSS
                        1
0088 0024
                N5 BSS 1
0089 0025
                N6 BSS 1
0090 0026
                N7 BSS 1
0091 0027
                N8 BSS 1
0092 0028
                N9 BSS 1
                N10 BSS 1
0093 0029
0094 002A
                N11 BSS 1
0095 002B
                N12 BSS 1
0096 002C
                N13 BSS 1
0097 002D
                N14 BSS 1
0098 002E
                N15 BSS
                N16 BSS 1
0099 002F
                N17 BSS 1
0100 0030
0101 0031
                N18 BSS 1
0102 0032
                N19 BSS 1
0103 0033
                N20 BSS 1
0104 0034
                N21 BSS 1
0105 0035
                N22 BSS 1
0106 0036
                N23 BSS 1
0107 0037
                N24 BSS 1
0108 0038
                N25 BSS
                         1
0109 0039
                N26 BSS
0110 003A
                N27 BSS
                         1
0111 003B
                N28 BSS 1
```

```
0112 003C N29 BSS 1
0113 003D N30 BSS 1
0114 003E ONE BSS 1
0115 003F TWO BSS 1
0116 0040 FIFTEN BSS 1
  0117 0041
                        SIXTEN BSS 1
  0118 0042
0119 0043
                        M0002 BSS 1
                         M0003 BSS 1
  0120 0044
                         M000F BSS 1
  0121 0045
                         M001F BSS 1
  0122 0046
                          M007F BSS 1
  0123 0047
                          MOOFF BSS
                          MO1FF BSS 1
  0124 0048
0125 0049
                         M03FF BSS 1
                         M07FF BSS 1
  0126 004A
  0127 004B
                         MOFFF BSS 1
                         MIFFF BSS 1
  0128 004C
  0129 004D
                         M3FFF BSS 1
  0130 004E
                         M7FFF BSS 1
  0131 004F
                         M8000 BSS 1
  0132 0050
                         OS BSS 1
  0133
  0134 0051
                                DEND
  0135
                                PSEG * BEGIN THE PROGRAM SEGMENT *
  0136 0000
  0137
  0138 0000 F900
                                      B START
          0001 0011'
  0139
0140 0002 CC

0141 0003 0004

0142 0004 0008

0143 0005 0010 DATA 16

0144 0006 0020 DATA 32

0145 0007 0040 DATA 64

0146 0008 0080 DATA 128

0147 0009 0100 DATA 256

0148 000A 0200 DATA 512

0149 000B 0400 DATA 1024

0150 000C 0800 DATA 2048

0151 000D 1000 DATA 4096

0152 000E 2000 DATA 8192

0172 000F 4000 DATA 16384

0173 000F 4000 DATA 16384

0173 000F 4000 DATA 32768
  0140 0002 0002 SHIFTS DATA 2
  0156
                                                        * A LITTLE INITIALIZATION *
  0157 0011 6E00 START LDPK 0
  0158 0012 7E01
0159 0013 503E
0160 0014 7020
0161 0015 711D
                                        LACK 1
                                        SACL ONE
                                       LARK ARO, N1
                                       LARK AR1.29
  0162 0016 7F89
                                       ZAC
  0163 0017 103E LOOP
                                      SUB ONE
  0164 0018 6880
                                       LARP ARO
  0165 0019 50Al
                                       SACL *+,0,AR1
  0166 001A F400
                                       BANZ LOOP
          001B 0017'
```

```
0204
 0205
                                                                  * FINISHED INITIALIZATION *
 0206
                              IN ASIGN,PAO
IN AEXP,PAO
IN AHI,PAO
IN ALO,PAO
IN BSIGN,PAO
IN BEXP,PAO
IN BHI,PAO
IN BLO,PAO
 0207 0041 4003
0207 0041 4003
0208 0042 4000
0209 0043 4001
0210 0044 4002
0211 0045 4007
0212 0046 4004
 0213 0047 4005
 0214 0043 4006
 0215
                                   LAC AEXP
SUB BEXP
BLZ ALTB
 0216 0049 2000
0217 004A 1004
 0218 004B FA00
                                                           * BRANCH IF AEXP < BEXP *
        004C 0093'
 0219
 0220 004D FF00
                                    BZ AEQB
                                                         * BRANCH IF AEXP = BEXP *
        004E 00EE'
 0221
```

```
SACL D
0222 004F 501B
                                    * D IS THE RIGHT SHIFT NEEDED FOR B
0223
0224 0050 2000
                      LAC AEXP
                      SACL CEXP
0225 0051 5008
                                    * THE EXP FOR THE RESULT IS AEXP *
0226
0227 0052 2040
              AGTB
                      LAC FIFTEN
                                    * A > B SO SHIFT B TO THE RIGHT D *
0228 0053 101B
                      SUB D
0229 0054 FB00
                       BLEZ BHIZER
                                    * IF D >= 15 BHI IS ZERO *
    0055 006B'
0230
0231 0056 0050
                       ADD OS
0232 0057 671C
                       TBLR SHIFT1
                                     |0| 15 BITS |
0233
                                     -----
                      LAC BLO,1
0234 0058 2106
                                     -----
0235 0059 5006
                      SACL BLO
                                     |0| 8 BITS | |
                                                       BI.O
0236
                                     -----
                      LT BHI
0237 005A 6A05
                                        || IS
0238 005B 6D1C
                      MPY SHIFT1
                                            | | CHANGED
                                            VV TO
0239 005C 7F8E
                      PAC
0240 005D 7F88
                     ABS
                                           VV
0241 005E 5805
                      SACH BHI
                                           VV
0242 005F 501F
                      SACL BHITL
0243
                                     | -0- | 15-D | BHI
                     LT BLO
MPY SHIFT1
0244 0060 6A06
                                     -----
0245 0061 6D1C
0246 0062 7F8E
0247 0063 7F8F
0248 0064 7F88
                       PAC
                                     | D | 16-D | BLO
                    APAC
ABS
                                     -----
0249 0065 601F
                      ADDH BHITL
SACH BLO
0250 0066 5806
                      LAC ALO,1
SACL ALO
0251 0067 2102
0252 0068 5002
0253
0254 0069 F900
                      B DUN
                                    * FINISHED SHIFT OF B
    006A 00F4'
0255
                                       BY D TO THE RIGHT *
0256
0257 006B 003E BHIZER ADD ONE
                                     * IF D >= 16 BLO LOSES BITS *
0258 006C FB00
                       BLEZ BLOLUZ
   006D 0079'
0259
                                     * WE ONLY GET HERE IF D = 15 *
                                      -----
0260
0261
                                     |0| 15 BITS | BHI
0262 006E 2206
                      LAC BLO, 2
0263 006F 5806
                      SACH BLO
                      ZALS BLO
0264 0070 6606
                                     |0| 8 BITS | |
                                                        BLO.
                      ADD BHI,1
0265 0.071 0105
                                     _____
0266 0072 5006
0267 0073 7F89
                                         SACL BLO
ZAC
0268 0074 5005
                       SACL BHI
                                      ______
0269
                                     | -0- |
                                                        BHI
0270
0271
                                     ______
                                     | 15 BITS | ? | BLO
0272
0273
0274 0075 2102
0275 0076 5002
                      LAC ALO,1
                      SACL ALO
```

```
0276
0277 0077 F900
                         B DUN
                                         * FINISHED SHIFT OF B
     0078 00F4'
0278
                                            BY D TO THE RIGHT *
0279
0280 0079 FF00 BLOLUZ
                         BZ SHB16
     007A 008B'
0281 007B 0040
                         ADD FIFTEN
0282 007C FB00
                          BLEZ BZERO
                                         * IF D >= 31, THEN B IS ZERO. *
     007D 00E4'
0283
0284 007E 0050
                         ADD OS
                                          |0| 15 BITS | BHI
0285 007F 671C
                         TBLR SHIFT1
                                          -----
0286
0287 0080 6A05
                         LT BHI
                                          |0| 8 BITS |
                                                              BLO
0288 0081 6D1C
                         MPY SHIFT1
                                          -----
0289 0082 7F8E
0290 0083 7F88
0291 0084 5806
0292 0085 7F89
                          PAC
                                                 -11
                         ABS
                                                VV
                                              vv
                         SACH BLO
                          ZAC
0293 0086 5005
                                          101 ---0--- 1
                          SACL BHI
                                                              BHI
0294
                                          -----
0295
0296
                                          | --0-- | 31 - D|
                                                               BLO
0297
                                          ----
0298 0087 2102
                         LAC ALO, 1
0299 0088 5002
                          SACL ALO
0300
0301 0089 F900
                         B DUN
     008A 00F4'
0302
0303 008B 2005
                SHB16
                         LAC BHI
0304 008C 5006
0305 008D 7F89
0306 008E 5005
                         SACL BLO
                         ZAC
                         SACL BHI
0307
0308 008F 2102
                         LAC ALO, 1
0309 0090 5002
                         SACL ALO
0310
0311 0091 F900
                         B DUN
     0092 00F4'
0312
                                         * TO SEE WHAT IS GOING ON LOOK AT
0313 0093 7F88
                ALTB
                         ABS
0314
                                            THE PREVIOUS CASE FOR AGTB *
0315 0094 501B
                          SACL D
0316
0317 0095 2004
                          LAC BEXP
0318 0096 5008
                          SACL CEXP
0319
0320 0097 2040
                          LAC FIFTEN
0321 0098 101B
                          SUB D
0322 0099 FB00
                          BLEZ AHIZER
     009A 00B0'
0323
0324 009B 0050
                          ADD OS
0325 009C 671C
                          TBLR SHIFT1
0326
```

0327	009D	2102		LAC ALO,1
0328	009E	5002	*	SACL ALO
0330	009F	6A01		LT AHI
0331	00A0	6D1C		MPY SHIFT1
0332	00A1 00A2	7F8E 7F88		PAC ABS
0333	00A2	5801		SACH AHI
0335	00A4	501E		SACL AHITL
0336			*	
0337 0338	00A5 00A6	6A02 6D1D		LT ALO MPY SHIFT2
0339	00A0	7F8E		PAC
0340	8A00	7F8F		APAC
0341	00A9	7F88		ABS
0342	00AA 00AB	601E 5802		ADDH AHITL SACH ALO
0344	00AC	2106		LAC BLO, 1
0345	OOAD	5006		SACL BLO
0346			*	
0347	OOAE	F900 00F4'		B DUN
0348	00AF	0014	*	
0349	00B0	003E	AHIZER	ADD ONE
0350	00Bl	FB00		BLEZ ALOLUZ
0351	00B2	00BE'	*	
	00B3	2202		LAC ALO,2
0353	00B4	5802		SACH ALO
0354 0355	00B5	2002		LAC ALO
0356	00B6 00B7	0101 5002		ADD AHI,1 SACL ALO
0357	00B8	7.F89		ZAC
0358	00B9			SACL AHI
0359	00BA	2106		LAC BLO,1
0360 0361	00BB	5006	*	SACL BLO
0362	00BC	F900		B DUN
	00BD	00F4'		
0363	00BE	FF00	* ALOLUZ	BZ SHA16
0364	OOBE	00D0'	ALOLUZ	BZ SHATO
0365	00C0	0040		ADD FIFTEN
0366	00C1 00C2	FB00 00DA'		BLEZ AZERO
0367	0002	OUDA	*	
0368	00C3	0050		ADD OS
0369	00C4	671C	*	TBLR SHIFT1
0370 0371	00C5	6A01	*	LT AHI
0372	00C6	6D1C		MPY SHIFT1
0373	00C7	7F8E		PAC
0374	00C8	7F88		ABS
0375 0376	00C9			SACH ALO ZAC
0377	00CB	5001		SACL AHI
0378	00CC	2106		LAC BLO,1

```
0379 00CD 5006
                           SACL BLO
0380
0381 00CE F900
                           B DUN
     00CF 00F4'
0382
0383 00D0 2001
                 SHA16
                          LAC AHI
0384 00D1 5002
                          SACL ALO
0385 00D2 7F89
                          ZAC
0386 00D3 5001
                          SACL AHI
0387
0388 00D4 2106
                          LAC BLO, 1
0389 00D5 5006
                          SACL BLO
0390
0391 00D6 F900
                          B DUN
     00D7 00F4'
0392
0393 00D8 F900
                          B DUN
     00D9 00F4'
0394
0395 00DA 2005
                           LAC BHI
                 AZERO
0396 00DB 5009
                           SACL CHI
0397 00DC 2004
                           LAC BEXP
0398 00DD 5008
                           SACL CEXP
0399 00DE 2106
                           LAC BLO, 1
0400 00DF 500A
                           SACL CLO
0401 00E0 2007
                           LAC BSIGN
0402 00E1 500B
                           SACL CSIGN
0403 00E2 F900
                           B OUTPUT
     00E3 02FC'
0404
0405 00E4 2001
                           LAC AHI
                 BZERO
0406 00E5 5009
                           SACL CHI
0407 00E6 2000
                           LAC AEXP
0408 00E7 5008
                           SACL CEXP
0409 00E8 2102
                           LAC ALO, 1
0410 00E9 500A
                           SACL CLO
0411 00EA 2003
                           LAC ASIGN
0412 00EB 500B
                           SACL CSIGN
0413 00EC F900
                           B OUTPUT
     00ED 02FC'
0414
0415 00EE 2102
                 AEOB
                           LAC ALO, 1
0416 00EF 5002
                          SACL ALO
0417 00F0 2106
                          LAC BLO, 1
0418 00F1 5006
                          SACL BLO
0419 00F2 2000
                          LAC AEXP
0420 00F3 5008
                           SACL CEXP
0421
0422
                                            * GO TO DUN *
0423
0424 00F4 2003
                           LAC ASIGN
                 DUN
0425 00F5 1007
                           SUB BSIGN
0426 00F6 FE00
                           BNZ DIFSIN
                                            * BRANCH IF THERE IS A
     00F7 0119'
0427
                                              SIGN DIFFERENCE *
0428
0429 00F8 6501
                           ZALH AHI
```

0430 00F9 6102 0431 00FA 6106 0432 00FB 6005 0433 0434 00FC 5809 0435 00FD 500A 0436 00FE FF00 00FF 0137' 0438	ADDS A ADDS A ADDS A ADDH E  * SACH C SACL C BZ CZE	LO HI   0   15 B HI LO	ITS   CHI
0439 0100 FD00 0101 0115'	BGEZ NO	OV * CHECKING	FOR OVERFLOW DUE TO ADD *
0440 0441 0102 2F09 0442 0103 5809 0443 0104 501A	LAC CHI SACH CH SACL CT	Ī	RIGHT ONE TO CANCEL OVERFLOW
0445 0105 2009 0446 0106 794E 0447 0107 5009 0448	LAC CHI AND M7F SACL CH		IGN EXTENSION *
0449 0108 2F0A 0450 0109 580A 0451 010A 200A 0452 010B 794E 0453 010C 611A 0454 010D 500A	LAC CLC SACH CI LAC CLC AND M7F ADDS CT SACL CL	FF * CANCEL S	IGN EXTENSION *
0456 010E 2008 0457 010F 003E 0458 0110 5008 0459 0460 0111 2003	LAC CEX ADD ONE SACL CE *	* DUE TO R	IGHT SHIFT *
0461 0112 500B 0462 0463 0113 F900 0114 02FC' 0464	* B OUTPU	IGN	RIGHT SHIFT *
0465 0115 2003 0466 0116 500B 0467	NOOV LAC AS I SACL CS		
0468 0117 F900 0118 0140' 0469	B NORM		
0470 0119 FA00 011A 0129' 0471	DIFSIN BLZ CF	AS * IF < 0	DO (B - A) *
0472 011B 6501 0473 0474 011C 6102	CHBS ZALH A * ADDS A	SINCE B	-  B ) < 0 AND A > 0 *
0475 011D 6306 0476 011E 6205 0477	SUBS E SUBH E	LO	
0478 011F FF00 0120 0137'	BZ CZE		
0479 0121 FA00 0122 013B'	BLZ CN	20	

```
0480
0481 0123 5809
                          SACH CHI
0482 0124 500A
                          SACL CLO
0483
0484 0125 7F89
                          ZAC
                          SACL CSIGN
0485 0126 500B
0486
0487 0127 F900
                          B NORM
     0128 0140'
0488
                          ZALH BHI
0489 0129 6505
                CHAS
                                          * DO (|B| - |A|)
0490
                                             SINCE A < 0 AND B > 0 *
0491 012A 6106
                          ADDS BLO
                          SUBS ALO
0492 012B 6302
0493 012C 6201
                          SUBH AHI
0494
0495 012D FF00
                          BZ CZERO
     012E 0137'
0496 012F FA00
                          BLZ CNEG
     0130 013B'
0497
0498 0131 5809
                          SACH CHI
0499 0132 500A
                          SACL CLO
0500
0501 0133 7F89
0502 0134 500B
                          SACL CSIGN
0503
0504 0135 F900
                          B NORM
     0136 0140'
0505
0506 0137 7F89
                CZERO
                          ZAC
0507 0138 5008
                          SACL CEXP
0508 0139 F900
                          B OUTPUT
     013A 02FC'
0509
0510 013B 7F88
                CNEG
                          ABS
0511 013C 5809
                          SACH CHI
0512 013D 500A
0513 013E 2020
0514 013F 500B
                          SACL CLO
                          LAC N1
                          SACL CSIGN
0515
0516
                                         * GO TO NORM *
0517
0518
                ***************
0519
0520
                *
                     NORM DOES THE NORMALIZATION. THAT IS TO SAY THAT IT FINDS THE MSB OF CHI AND CLO. IN THIS CASE THE MSB
0521
                *
0522
0523
                *
                     WILL BE THE FIRST ONE (1) FOUND. THE SEARCH FOR THIS
                     SPECIAL ONE IS DONE WITH A BINARY SEARCH. THE
0524
                *
0525
                *
                     NOTATION USED IS SUMMARIZED HERE:
0526
0527
0528
                     |----- 16 BITS -----|
0529
0530
                     -----СНІ
                                      CHI OR CLO
0531
                                                                      OR
```

```
0532
                  -----CI.O
0533
0534
                                                            BITS
0535
                       C11 I C12
0536
0537
              *
0538
                  C21 I C22 | C23 I C24 | BITS
0539
                     -----ЕАСН
0540
0541
0542
0543
                  | C31 I C32 | C33 I C34 | C35 I C36 | C37 I C38 | BITS
0544
0545
0546
                  0547
0548
0549
                  THE I'S REPRESENT THE BOUNDARY BETWEEN THE ACC HIGH
0550
                  BITS AND THE ACC LOW BITS WHEN THE HIGHER LEVEL IS
0551
                  LOADED INTO THE ACC WITH THE NECESSARY SHIFT TO
0552
                  SPLIT BY A FACTOR OF TWO.
0553
0554
                  WORST CASE: 6.4 MICROSECONDS.
0555
              **************
0556
0557 0140 2809
                     LAC CHI,8
              NORM
0558 0141 FF00
                      BZ CLOB
                                   * BRANCH IF MSB IS IN CLO *
    0142 0229'
0559
0560 0143 580C
                      SACH Cll
                                    * SPLIT THE 16 BIT WORD INTO TWO
0561 0144 500D
                      SACL C12
                                     8 BIT WORDS *
0562
                      LAC C11,12
0563 0145 2C0C
0564 0146 FF00
0147 01AC'
                      BZ C12B
                                    * IF THERE IS A ONE IN Cll IT WILL
0565
                                      BE NONZERO *
0566 0148 580E
                      SACH C21
0567 0149 500F
                      SACL C22
0568
0569 014A 2E0E
                      LAC C21,14
0570 014B FF00
                      BZ C22B
                                    * IF THERE IS A ONE ETC. *
    014C 016F'
0571
0572 014D 5810
                      SACH C31
0573 014E 5011
                      SACL C32
0574
                      LAC C31
0575 014F 2010
0576 0150 FF00
                      BZ C32B
                                    * IF THERE IS A ONE ETC. *
    0151 0154'
0577
                      B OUTPUT
                                    * THE MSB CANNOT BE IN BIT ONE
0578 0152 F900
    0153 02FC'
0579
                                      BECAUSE THIS
0580
                                      WAS HANDLED EARLIER *
0581 0154 2011
0582 0155 794F
              C32B
                     LAC C32
                      AND M8000
0583 0156 FF00
                      BZ MSB4
                                   * MSB# MEANS THE MSB IS IN BIT
```

```
0157 0163'
0584
                                             # FROM LEFT
0585
                                             TO RIGHT *
0586
0587 0158 2020
                           LAC N1
                                           * LEFT SHIFT OF 1 *
0588 0159 0008
                           ADD CEXP
0589 015A 5008
                           SACL CEXP
0590
                           ZALH CHI
0591 015B 6509
0592 015C 610A
                           ADDS CLO
0593 015D 6009
                           ADDH CHI
0594 015E 610A
                           ADDS CLO
0595 015F 5809
                           SACH CHI
0596 0160 500A
                           SACL CLO
0597
0598 0161 F900
                           B OUTPUT
     0162 02FC'
0599
0600 0163 2021
                MSB4
                           LAC N2
                                           * LEFT SHIFT OF 2 *
0601 0164 0008
                           ADD CEXP
0602 0165 5008
                           SACL CEXP
0603
0604 0166 220A
                           LAC CLO, 2
0605 0167 500A
                           SACL CLO
0606 0168 581A
                           SACH CTEMP
                           LAC CTEMP
0607 0169 201A
0608 016A 7943
                           AND M0003
0609 016B 0209
                           ADD CHI, 2
0610 016C 5009
                           SACL CHI
0611
0612 016D F900
                           B OUTPUT
     016E 02FC'
0613
0614 016F 220F
                           LAC C22,2
                C22B
0615 0170 5812
                           SACH C33
0616 0171 5813
                           SACH C34
0617
0618 0172 2012
                           LAC C33
0619 0173 FF00
                           BZ C34B
                                          * BRANCH IF NO ONE *
     0174 0190'
0620
0621 0175 7942
                           AND M0002
0622 0176 FF00
                           BZ MSB6
     0177 0184'
0623
0624 0178 2022
                           LAC N3
                                           * LEFT SHIFT OF THREE *
0625 0179 0008
                           ADD CEXP
0626 017A 5008
                           SACL CEXP
0627 017B 230A
                           LAC CLO, 3
0628 017C 500A
                           SACL CLO
0629 017D 581A
                           SACH CTEMP
                           LAC CTEMP
0630 017E 201A
0631 017F 7944
                          AND MOOOF
0632 0180 0309
                           ADD CHI, 3
0633 0181 5009
                           SACL CHI
0634
0635 0182 F900
                           B OUTPUT
```

```
0183 02FC'
0636
0637 0184 2023
                 MSB6
                            LAC N4
                                            * LEFT SHIFT OF 4 *
0638 0185 0008
                            ADD CEXP
0639 0186 5008
                            SACL CEXP
0640
0641 0187 240A
                            LAC CLO, 4
0642 0188 500A
                            SACL CLO
0643 0189 581A
                            SACH CTEMP
0644 018A 201A
                            LAC CTEMP
0645 018B 7944
                            AND MOOOF
0646 018C 0409
                            ADD CHI, 4
0647 018D 5009
                            SACL CHI
0648
0649 018E F900
                            B OUTPUT
     018F 02FC'
0650
0651 0190 2013
                 C34B
                            LAC C34
0652
0653 0191 794F
                            AND M8000
0654 0192 FF00
                            BZ MSB8
     0193 01A0'
0655
0656 0194 2024
                            LAC N5
                                            * LEFT SHIFT OF 5 *
0657 0195 0008
                            ADD CEXP
0658 0196 5008
                            SACL CEXP
0659
0660 0197 250A
                            LAC CLO,5
0661 0198 500A
                            SACL CLO
0662 0199 581A
                            SACH CTEMP
0663 019A 201A
                            LAC CTEMP
0664 019B 7945
                            AND M001F
0665 019C 0509
                            ADD CHI,5
0666 019D 5009
                           SACL CHI
0667
0668 019E F900
                            B OUTPUT
     019F 02FC'
0669
0670 01A0 2025
0671 01A1 0008
                 MSB8
                            LAC N6
                                            * LEFT SHIFT OF 6 *
                            ADD CEXP
0672 01A2 5008
                            SACL CEXP
0673
0674 01A3 260A
                            LAC CLO, 6
0675 01A4 500A
                            SACL CLO
0676 01A5 581A
                            SACH CTEMP
0677 01A6 201A
                            LAC CTEMP
0678 01A7 7945
                            AND MOO1F
0679 01A8 0509
                            ADD CHI,5
0680 01A9 5009
                           SACL CHI
0681
0682 01AA F900
                            B OUTPUT
                                            * ^^ COMPLETES TOP 8 BITS ^^ *
     01AB 02FC
0683
0684 01AC 240D
                 C12B
                            LAC C12,4
0685 01AD 5814
                            SACH C23
0686 01AE 5015
                            SACL C24
0687
```

```
0688 01AF 2E14
                            LAC C23,14
0689 01B0 FF00
                            BZ C24B
     01B1 01EC'
0690
0691 01B2 5816
                             SACH C35
0692 01B3 5017
                             SACL C36
0693
0694 01B4 2016
                            LAC C35
0695 01B5 FF00
                            BZ C36B
     01B6 01D0'
0696
0697 01B7 7942
                            AND M0002
0698 01B8 FF00
                            BZ MSB10
     01B9 01C6'
0699
0700 01BA 2026
                            LAC N7
                                             * LEFT SHIFT OF 7 *
0701 01BB 0008
                            ADD CEXP
0702 01BC 5008
                            SACL CEXP
0703
0704 01BD 270A
                            LAC CLO,7
0705 01BE 500A
                            SACL CLO
0706 01BF 581A
                            SACH CTEMP
0707 01C0 201A
                            LAC CTEMP
0708 01C1 7946
                            AND M007F
0709 01C2 0709
                            ADD CHI,7
0710 01C3 5009
                            SACL CHI
0711
0712 01C4 F900
                            B OUTPUT
     01C5 02FC'
0713
0714 01C6 2027
                 MSB10
                            LAC N8
                                             * LEFT SHIFT OF 8 *
0715 01C7 0008
                            ADD CEXP
0716 01C8 5008
                            SACL CEXP
0717
0718 01C9 280A
                            LAC CLO,8
0719 01CA 500A
                             SACL CLO
0720 01CB 581A
0721 01CC 201A
0722 01CD 7947
                            SACH CTEMP
                            LAC CTEMP
                            AND MOOFF
0723 01CE 0809
                             ADD CHI,8
0724 01CF 5009
                             SACL CHI
0725
0726 01D0 2017
                 C36B
                             LAC C36
0727 01D1 794F
                            AND M8000
0728 01D2 FF00
                            BZ MSB12
     01D3 01E0'
0729 01D4
0730 01D4 2028
                            LAC N9
                                             * LEFT SHIFT OF 9 *
0731 01D5 0008
                           ADD CEXP
                           SACL CEXP
LAC CLO,9
SACL CLO
SACH CTEMP
0732 01D6 5008
0733 01D7 290A
0734 01D8 500A
0735 01D9 581A
0736 01DA 201A
                           LAC CTEMP
0737 01DB 7948
                           AND M01FF
0738 01DC 0909
                            ADD CHI,9
0739 01DD 5009
                            SACL CHI
```

0740			*							
	01DE	EGUU		B OUTPUT						
0/41				B OUIFUI						
	OIDF	02FC'	*							
0742			**							
	01E0		MSB12	LAC N10	*	LEFT	SHIFT	OF	10	*
0744	01E1	8000		ADD CEXP						
0745	01E2	5008		SACL CEXP						
0746			*							
	01E3	2303		LAC CLO,10						
	01E4			SACL CLO						
	01E5			SACH CTEMP						
0750	01E6	201A		LAC CTEMP						
0751	01E7	7949		AND M03FF						
0752	01E8	0A09		ADD CHI,10						
0753	01E9	5009		SACL CHÍ						
0754			*							
	01EA	E000		B OUTPUT						
0/55				B OUTFUT						
	OIEB	02FC'								
0756			*							
0757	01EC	2215	C24B	LAC C24,2						
0758	01ED	5818		SACH C37						
0759	01EE	5819		SACH C38						
0760			*							
	01EF	2018		LAC C37						
				BZ C38B						
0/62	01F0			B2 C36B						
	011.1	020D'								
0763			*							
0764	01F2	7942		AND M0002						
0765	01F3	FF00		BZ MSB14						
	01F4	0201'								
0766			*							
	01F5	2021		LAC N11	*	ਾਜ਼ਜ਼ ਹ	SHIFT	OF	11	*
						LL I	JIIII	Or	11	
	01F6			ADD CEXP						
	01F7	5008		SACL CEXP						
0770			*							
0771	01F8	2B0A		LAC CLO,11						
0772	01F9	500A		SACL CLO						
0773	01FA	581A		SACH CTEMP						
	01FB			LAC CTEMP						
	01FC			AND MO7FF						
	01FD			ADD CHI,11						
	Olfe	5009		SACL CHI						
0778			*							
0779	Olff			B OUTPUT						
	0200	02FC'								
0780			*							
	0201	202B	MSB14	LAC N12	*	LEFT	SHIFT	OF	12	*
	0202			ADD CEXP						
	0202			SACL CEXP						
	0203	3000	*	ONCH CENT						
0784	0004	2001		11C CIO 13						
	0204			LAC CLO, 12						
	0205			SACL CLO						
0787	0206	581A		SACH CTEMP						
0788	0207	201A		LAC CTEMP						
0789	0208	794B		AND MOFFF						
	0209			ADD CHI,12						
		5009		SACL CHI						
0.51	020A	3003		SACE CIT						

```
0792
0793 020B F900
                            B OUTPUT
     020C 02FC'
0794
0795 020D 2019
                            LAC C38
                 C38B
0796 020E 794F
                            AND M8000
0797 020F FF00
                            BZ MSB16
     0210 021D'
0798
0799 0211 202C
                            LAC N13
                                            * LEFT SHIFT OF 13 *
0800 0212 0008
                            ADD CEXP
0801 0213 5008
                            SACL CEXP
0802
0803 0214 2D0A
                            LAC CLO,13
0804 0215 500A
                            SACL CLO
0805 0216 581A
0806 0217 201A
                            SACH CTEMP
                            LAC CTEMP
0807 0218 794C
                            AND MIFFF
0808 0219 0D09
                            ADD CHI,13
0809 021A 5009
                            SACL CHI
0810
0811 021B F900
                            B OUTPUT
     021C 02FC'
0812
0813 021D 202D
                 MSB16
                            LAC N14
                                            * LEFT SHIFT OF 14 *
0814 021E 0008
                            ADD CEXP
0815 021F 5008
                            SACL CEXP
0816
0817 0220 2E0A
                            LAC CLO, 14
0818 0221 500A
                            SACL CLO
0819 0222 581A
                            SACH CTEMP
0820 0223 201A
                            LAC CTEMP
0821 0224 794D
                            AND M3FFF
                            ADD CHI,14
0822 0225 0E09
0823 0226 5009
                            SACL CHI
0824
0825 0227 F900
                            B OUTPUT
     0228 02FC'
0826
0827 0229 280A
                            LAC CLO,8
                                            * CHI IS ZERO *
                 CLOB
0828
                                            * SPLIT THE 16 BIT WORD INTO TWO
0829 022A 580C
                            SACH Cll
0830 022B 500D
                            SACL C12
                                              8 BIT PIECES *
0831
0832 022C 2C0C
                            LAC C11,12
0833 022D FF00
                            BZ C12BP
                                            * IF THERE IS A ONE ETC. *
     022E 0297'
0834
0835 022F 580E
                            SACH C21
0836 0230 500D
                            SACL C12
0837
                            LAC C21,14
0838 0231 2E0E
                            BZ C22BP
0839 0232 FF00
                                            * IF THERE IS A ONE ETC. *
     0233 0266'
0840
0841 0234 5810
                            SACH C31
0842 0235 5011
                            SACL C32
```

```
0843
0844 0236 2010
                           LAC C31
0845 0237 FF00
                           BZ C32BP
                                           * IF THERE IS A ONE ETC. *
     0238 0250'
0846
0847 0239 7942
                           AND M0002
0848 023A FF00
                           BZ MSB18
     023B 0247'
0849
0850 023C 202E
                           LAC N15
                                            * LEFT SHIFT OF 15 *
                           ADD CEXP
0851 023D 0008
0852 023E 5008
                           SACL CEXP
0853
0854 023F 2F0A
                           LAC CLO, 15
0855 0240 5809
                           SACH CHI
0856 0241 500A
                           SACL CLO
                           LAC CHI
0857 0242 2009
0858 0243 794F
                           AND M8000
0859 0244 5009
                           SACL CHI
0860
0861 0245 F900
                           B OUTPUT
     0246 02FC'
0862
0863 0247 202F
                           LAC N16
                                           * LEFT SHIFT OF 16 *
                MSB18
0864 0248 0008
                           ADD CEXP
0865 0249 5008
                           SACL CEXP
0866
0867 024A 200A
                           LAC CLO
0868 024B 5009
                           SACL CHI
0869 024C 7F89
                           ZAC
0870 024D 500A
                           SACL CLO
0871
0872 024E F900
                           B OUTPUT
     024F 02FC'
0873
0874 0250 2011
                 C32BP
                          LAC C32
0875 0251 794F
                           AND M8000
0876 0252 FF00
                           BZ MSB20
     0253 025D'
0877
0878 0254 2030
                           LAC N17
                                           * LEFT SHIFT OF 17 *
0879 0255 0008
                           ADD CEXP
0880 0256 5008
                           SACL CEXP
0881
0882 0257 210A
                           LAC CLO, 1
0883 0258 5009
                           SACL CHI
0884 0259 7F89
                           ZAC
0885 025A 500A
                           SACL CLO
0886
0887 025B F900
                           B OUTPUT
     025C 02FC'
0888
0889 025D 2031
                MSB20
                           LAC N18
                                           * LEFT SHIFT OF 18 *
0890 025E 0008
                           ADD CEXP
0891 025F 5008
                           SACL CEXP
0892
0893 0260 220A
                           LAC CLO, 2
```

```
0894 0261 5009
                           SACL CHI
0895 0262 7F89
                           ZAC
0896 0263 500A
                           SACL CLO
0897
0898 0264 F900
                           B OUTPUT
     0265 02FC'
0899
0900 0266 220F
                C22BP
                           LAC C22.2
0901 0267 5812
                           SACH C33
0902 0268 5813
                           SACH C34
0903
0904 0269 2012
                           LAC C33
0905 026A FF00
                           BZ C34BP
                                           * BRANCH IF NO ONE *
     026B 0281'
0906
0907 026C 7942
                           AND M0002
0908 026D FF00
                           BZ MSB22
     026E 0278'
0909
0910 026F 2032
                           LAC N19
                                           * LEFT SHIFT OF 19 *
0911 0270 0008
                           ADD CEXP
0912 0271 5008
                           SACL CEXP
0913
0914 0272 230A
                           LAC CLO, 3
                           SACL CHI
0915 0273 5009
0916 0274 7F89
                           ZAC
0917 0275 500A
                           SACL CLO
0918
0919 0276 F900
                           B OUTPUT
     0277 02FC'
0920
0921 0278 2033
                MSB22
                           LAC N20
                                           * LEFT SHIFT OF 20 *
0922 0279 0008
                           ADD CEXP
0923 027A 5008
                           SACL CEXP
0924
0925 027B 240A
                           LAC CLO, 4
0926 027C 5009
                           SACL CHI
0927 027D 7F89
                           ZAC
0928 027E 500A
                           SACL CLO
0929
0930 027F F900
                           B OUTPUT
     0280 02FC'
0931
                           LAC C34
0932 0281 2013
                C34BP
0933 0282 794F
                           AND M8000
0934 0283 FF00
                           BZ MSB24
     0284 028E'
0935
0936 0285 2034
                           LAC N21
                                           * LEFT SHIFT OF 21 *
0937 0286 0008
                           ADD CEXP
0938 0287 5008
                           SACL CEXP
0939
0940 0288 250A
                           LAC CLO,5
0941 0289 5009
                           SACL CHI
0942 028A 7F89
                           ZAC
0943 028B 500A
                           SACL CLO
0944
```

0945	028C			B OUTPUT	
0946	028D	02FC'	*		
	028E	2035	MSB24	LAC N22	* LEFT SHIFT OF 22 *
	028F		MSDZ4	ADD CEXP	EEFT SHIFT OF 22
	0290			SACL CEXP	
0950	0230	3000	*	DRCD CDAL	
	0291	260A		LAC CLO,6	
	0292			SACL CHI	
	0293			ZAC	
	0294			SACL CLO	
0955			*		
0956	0295	F900		B OUTPUT	* ^^ COMPLETES TOP 8 ^^ *
	0296	02FC'			
0957			*		
	0297		C12BP	LAC C12,4	
	0298			SACH C23	
	0299	5015	*	SACL C24	
0961	0001	2514	*	t > C   C   2   1   4	
	029A			LAC C23,14	
0963	029B	02CD'		BZ C24BP	
0061	029D			SACH C35	
	029E			SACL C36	
0966	0276	3017	*	SACE COO	
	029F	2016		LAC C35	
	02A0			BZ C36BP	
		02B7'			
0969			*		
0970	02A2	7942		AND M0002	
0971	02 <b>A</b> 3	FF00		BZ MSB26	
	02A4	02AE'			
0972			*		
	02A5			LAC N23	* LEFT SHIFT OF 23 *
	02A6			ADD CEXP	
0975	02 <b>A</b> 7	5008	*	SACL CEXP	
	02A8	2701		LAC CLO,7	
	02A9			SACL CHI	
	02AA			ZAC	
	02AB			SACL CLO	
0981			*		
0982	02AC	F900		B OUTPUT	
	02AD	02FC'			
0983			*		
	02AE		MSB26	LAC N24	* LEFT SHIFT OF 24 *
	02AF			ADD CEXP	
	02B0	5008	*	SACL CEXP	
0987	ימכח	2003	^	130 010 9	
	02B1 02B2			LAC CLO,8 SACL CHI	
	02B2			ZAC CHI	
	02B3			SACL CLO	
0992	7251	20011	*	JJ CD0	
	02B5	F900		B OUTPUT	
		02FC'			
0994			*		

```
0995 02B7 2017
                 C36BP
                            LAC C36
0996 02B8 794F
                            AND M8000
0997 02B9 FF00
                            BZ MSB28
     02BA 02C4'
0998
0999 02BB 2038
                            LAC N25
                                             * LEFT SHIFT OF 25 *
1000 02BC 0008
                            ADD CEXP
1001 02BD 5008
                            SACL CEXP
1002 02BE 290A
                            LAC CLO,9
1003 02BF 5009
1004 02C0 7F89
                            SACL CHI
                            ZAC
1005 02C1 500A
                            SACL CLO
1006
1007 02C2 F900
                            B OUTPUT
     02C3 02FC'
1008
1009 02C4 2039
                 MSB28
                            LAC N26
                                             * LEFT SHIFT OF 26 *
1010 02C5 0008
                            ADD CEXP
1011 02C6 5008
                            SACL CEXP
1012
                            LAC CLO,10
1013 02C7 2A0A
1014 02C8 5009
                            SACL CHI
1015 02C9 7F89
                            ZAC
1016 02CA 500A
                            SACL CLO
101.7
1018 02CB F900
                            B OUTPUT
     02CC 02FC'
1019
1020 02CD 2215
                 C24BP
                            LAC C24,2
1021 02CE 5818
                            SACH C37
1022 02CF 5019
                            SACL C38
1023
1024 02D0 2018
1025 02D1 FF00
                            LAC C37
                            BZ C38BP
     02D2 02E8'
1026
1027 02D3 7942
                            AND M0002
1028 02D4 FF00
                            BZ MSB30
     02D5 02DF'
1029
1030 02D6 203A
                            LAC N27
                                             * LEFT SHIFT OF 27 *
1031 02D7 0008
                            ADD CEXP
1032 02D8 5008
                            SACL CEXP
1033
1034 02D9 2B0A
                            LAC CLO, 11
1035 02DA 5009
                            SACL CHI
1036 02DB 7F89
1037 02DC 500A
                            ZAC
                            SACL CLO
1038
1039 02DD F900
                            B OUTPUT
     02DE 02FC'
1040
1041 02DF 203B
                 MSB30
                            LAC N28
                                             * LEFT SHIFT OF 28 *
1042 02E0 0008
                            ADD CEXP
1043 02E1 5008
                            SACL CEXP
1044
1045 02E2 2C0A
                            LAC CLO, 12
```

```
1046 02E3 5009
                             SACL CHI
 1047 02E4 7F89
                             ZAC
 1048 02E5 500A
                             SACL CLO
 1049
 1050 02E6 F900
                             B OUTPUT
      02E7 02FC'
 1051
                  C38BP
 1052 02E8 2019
                             LAC C38
 1053 02E9 794F
                             AND M8000
                             BZ MSB32
 1054 02EA FF00
      02EB 02F5'
 1055
                             LAC N29
 1056 02EC 203C
                                             * LEFT SHIFT OF 29 *
 1057 02ED 0008
                             ADD CEXP
 1058 02EE 5008
                             SACL CEXP
 1059
 1060 02EF 2D0A
                             LAC CLO,13
                             SACL CHI
 1061 02F0 5009
 1062 02F1 7F89
                             ZAC
 1063 02F2 500A
                            SACL CLO
 1064
 1065 02F3 F900
                             B OUTPUT
      02F4 02FC'
 1066
 1067 02F5 203D
                  MSB32
                             LAC N30
                                             * LEFT SHIFT OF 30 *
 1068 02F6 0008
                             ADD CEXP
 1069 02F7 5008
                             SACL CEXP
 1070
 1071 02F8 2E0A
                             LAC CLO, 14
 1072 02F9 5009
                             SACL CHI
 1073 02FA 7F89
                             ZAC
 1074 02FB 500A
                             SACL CLO
 1075
                  *
 1076
                  *
 1077
 1078 02FC 490B
                  OUTPUT
                           OUT CSIGN, PA1
 1079 02FD 4908
                           OUT CEXP, PA1
 1080 02FE 4909
                           OUT CHI, PAl
 1081 02FF 490A
                           OUT CLO, PA1
 1082
 1083 0300 F900
                  SELF
                           B SELF
      0301 0300'
 1084
 1085
                             END
NO ERRORS, NO WARNINGS
```

# 7. Floating-Point Arithmetic with the TMS32020

Charles Crowell

Digital Signal Processing - Semiconductor Group
Texas Instruments

### INTRODUCTION

The TMS32020 Digital Signal Processor is a fixed-point 16/32-bit microprocessor. However, it can also perform floating-point computations at a speed comparable to some dedicated floating-point processors.

The purpose of this application report is to analyze an implementation of floating-point addition, multiplication, and division on the TMS32020. The floating-point single-precision standard proposed by the IEEE will be examined. Using this standard, the TMS32020 performs a floating-point multiplication in 7.8 microseconds, a floating-point addition in 15.4 microseconds, and a floating-point division in 22.8 microseconds.

To illustrate floating-point formats and the tradeoffs involved in making a choice between different floating-point formats, a review of floating-point arithmetic notation and of addition, multiplication, and division algorithms is first presented.

### FLOATING-POINT NOTATION

The floating-point number f may be written in floating-point format as

$$f = m \times b^e$$

where

m = mantissa b = base

e = exponent

For example, 6,789,320 may be written as

$$0.6789320 \times 10^{7}$$

In this case.

m = 0.6789320

b = 10

e = 7

The two floating-point numbers f1 and f2 may be written as

$$\begin{array}{lll} f_1 &=& m_1 \times b^{e1} \\ f_2 &=& m_2 \times b^{e2} \end{array}$$

Floating-point addition/subtraction, multiplication, and division for  $f_1$  and  $f_2$  are defined as follows:

$$f_1 \times f_2 = (m_1 \pm m_2 \times b^{-(e_1 - e_2)}) \times b^{e_1} \text{ if } e_1 \ge e_2$$
 (1)

OI

$$= (m_1 \times b^{-(e_2-e_1)}) \pm m_2) \times b^{e_2}$$
 if  $e_1 < e_2$ 

$$f_1 \times f_2 = m_1 \times m_2 \times b^{(e_1 + e_2)}$$
 (2)

$$f_1/f_2 = (m_1/m_2) \times b^{(e_1-e_2)}$$
 (3)

A cursory examination of these expressions reveals some of the factors involved in the implementation of floating-point arithmetic. For addition, it is necessary to shift the mantissa of the floating-point number which has the smaller exponent to the right by the difference in the magnitude of the two exponents. This is shown in the multiplication by the terms

$$b^{-(e_1-e_2)}$$
 and  $b^{-(e_2-e_1)}$ 

This right shift can result in mantissa underflow. There are also possibilities for mantissa overflow. Addition and subtraction of exponents can lead to exponent underflow and overflow. To alleviate underflow and overflow, it is necessary to decide on some scheme for roundoff. For a detailed description and analysis of underflow and overflow conditions and rounding schemes, see reference 1.

It is desirable to have all numbers normalized, i.e., the mantissas of  $f_1$  and  $f_2$  have the most significant digit in the leftmost position. This provides the representation with the greatest accuracy possible for a fixed mantissa length. The result of any floating-point operation must also be normalized. The factors associated with normalization, overflow, and other characteristics of floating-point implementations are best illustrated with a few examples.

Consider the addition of two binary floating-point numbers  $f_1$  and  $f_2$  where

$$f_1 = 0.10100 \times 2^{011}$$
  
 $f_2 = 0.11100 \times 2^{001}$ 

Both of these numbers are normalized, i.e., the first bit after the binary point is a 1. Addition requires equal exponents, so the fractions are aligned by shifting right the one with the smaller exponent and adjusting the smaller exponent. This yields

$$f_2 = 0.00111 \times 2^{011}$$

Then,

$$\begin{array}{ll} f_1 + f_2 &=& 0.10100 \times 2^{011} + 0.00111 \times 2^{011} \\ &=& 0.11011 \times 2^{011} = f_3 \end{array}$$

The sum may overflow the left end by one digit, thus requiring a postaddition adjustment or renormalization step. Since it is assumed that the register is only of a finite length, this renormalization will result in the loss of the lowest order bit

Another example illustrates the overflow past the most significant bit. With an assumed register length of five, let

$$f_1 = 0.11100 \times 2^{011}$$
  
 $f_2 = 0.10101 \times 2^{001}$ 

Then,

$$\begin{array}{l} 0.11100 \quad \times 2^{011} = f_1 \\ + \quad \underline{0.0010101 \times 2^{011} = f_2} \\ \underline{1.0000101 \times 2^{011} = f_3} \end{array}$$

The significance of the two digits underlined in the right part of the mantissa is suspect, since it is assumed that the corresponding bits of  $f_1$  are zero. The left underlined digit is the overflow past the most significant bit. To finish the addition,  $f_3$  is shifted to the right and the exponent adjusted accordingly. Thus,

$$1.0000101 \times 2^{011} = f_3$$

The shift of the fraction and the adjustment of the exponent yield

$$0.10000101 \times 2^{100} = f_3$$

The result may be rounded, giving

$$0.10001 \times 2^{100} = f_3$$

or truncated, giving

$$0.100000 \times 2^{100} = f_3$$

## FLOATING-POINT ALGORITHMS

## **Multiplication Algorithm**

The algorithm for normalized floating-point multiplication is illustrated in Figure 1. This algorithm is an implementation of Equation 2 in the section on floating-point notation. The floating-point numbers being multiplied are A and B written as

$$A = m_A \times b^{e_A}$$
 and  $B = m_B \times b^{e_B}$ 

The result is

$$C = m_C \times b^{e_C}$$

For the resulting m<sub>C</sub>, there are three special cases. The m<sub>C</sub> may be zero, in which case there is a branch to Step 10 to set C = 0. If m<sub>C</sub>  $\neq 0$ , then the most significant bit will




Figure 1. Floating-Point Multiplication

be in either the first or second leftmost bit. If the most significant bit is in the second leftmost bit, then a left shift of m<sub>C</sub> is necessary (see Step 5). Otherwise, C is already in normalized form, and there is a branch to Step 6.

In Step 6, the desired rounding scheme is implemented. After this rounding, it is possible that  $m_C$  will overflow (see Step 7). In this case, it is necessary to right-shift  $m_C$  one bit (see Step 8). Special cases of  $e_C$ , are tested for in Step 9.

If there is an overflow or underflow of e<sub>C</sub>, it is corrected in Step 10. Otherwise, the result is in range, and the calculation is complete.

## **Addition Algorithm**

The implementation of normalized floating-point addition is more involved than for multiplication. This addition algorithm, outlined in Figure 2, is an implementation of Equation 1 in the section on floating-point notation.

In Step 1,  $e_A$  and  $e_B$  are compared to determine  $e_C$ . For this illustration of the algorithm, it is assumed that  $e_A \le e_B$ . The right shift (d) required to align  $m_A$  is determined in Step 2. The procedure in Step 3 implements the right shift of  $m_A$ . In Step 4, the extra bits of  $m_A$  are discarded by using the desired rounding technique. The mantissas of A and B are then added in Step 5.




Figure 2. Floating-Point Addition

Now, the procedure becomes somewhat more involved. The  $m_C$  may be zero, in which case there is a branch to Step 9 which sets  $e_C=0$ ; a branch to Step 14 sets the special value of the result. The  $m_C$  may overflow, making a right shift of one necessary (see Step 7). The  $m_C$  may have k leading zeroes; therefore, a left shift of k is required. This normalization step is generally the most involved and time-consuming step to perform. The procedures in Steps 10, 11, and 12 round the  $m_C$ , test for a possible overflow due to the rounding, and adjust  $e_C$  accordingly. The special case of  $e_C$  is determined in Step 13. Finally, after Step 14, the sum C = A + B is formed.

## **Division Agorithm**

Floating-point division is more sophisticated than multiplication and addition since fixed-point processors such as the TMS32020 are not inherently capable of performing division. For example, 1/3 = 0.3333...; only an approximation can be calculated since 1/3 must be represented in a finite number of terms. Several algorithms can be implemented to find good approximations of such numbers. The algorithm implemented in this report is shown in Figure 3.

Step 1 shows the equivalent of A/B. In Step 2, the latter term is expanded using a power series of 1/(1 + X), where  $\epsilon$  (BLO/BHI) is X ( $\epsilon$  simply denotes that the term is right-shifted 16 bits forming the least significant bits of a 32-bit number). The third term in the power series only affects the LSB of a 32-bit result; therefore, this term and all the following terms can be dropped, as shown in Step 3.

The equation in Step  $\overset{\circ}{3}$  can be implemented on the TMS32020 in two steps. Assuming that the result is a 32-bit number Q and that it is composed of a 16-bit QHI and a 16-bit QLO, think of the equation in Step 3 in the following manner:  $A/B = Q - \epsilon X$ . The first term is a fair approximation of the result Q, and the second term is a correction term to obtain a better approximation. With this in mind, it can be shown that  $(AHI + \epsilon ALO)/BHI$  will give a 16-bit quotient and a 16-bit remainder. Due to the architecture of the TMS32020, the 16-bit quotient will be in the low word of the accumulator and the remainder will be in the high word of the accumulator after the division. Since it is desirable

A divided by B

where 
$$A = AHI + \epsilon ALO$$

$$B = BHI + \epsilon BLO$$

$$\epsilon = \frac{1}{2WOR05IZ} \cdot \frac{1}{218}$$

STEP 1:  $\frac{AHI + \epsilon ALO}{BHI + \epsilon BLO} = \frac{AHI + \epsilon ALO}{BHI} \left( \frac{1}{1 + \epsilon \left( \frac{BLO}{BHI} \right)} \right)$ 

STEP 2: 
$$= \frac{AHI + \epsilon ALO}{BHI} \left( 1 - \epsilon \left( \frac{BLO}{BHI} \right) + \epsilon^2 \left( \frac{BLO}{BHI} \right)^2 ... \right)$$

STEP 3: 
$$= \frac{AHI + \epsilon ALO}{BHI} - \epsilon \left( \frac{BLO}{BHI} \right) \left( \frac{AHI + \epsilon ALO}{BHI} \right)$$

Figure 3. Division Equation

to have a floating-point result, the remainder must be divided by BHI to obtain the low word of the quotient. Now QHI and QLO have been calculated. When placing Q into the correction term (equation in Step 3), note that Q is equal to QHI + QLO. It can be shown that QLO will have no effect on the result since the correction term is multiplied by  $\epsilon.$  Therefore, to calculate A divided by B, simply implement the following equation:

$$\frac{A}{B} = \frac{A}{BHI} - \epsilon \left( \frac{BLO}{BHI} \times QHI \right)$$

where the division is fixed binary (left-shifts and subtracts).

Figure 4 shows the implementation of the division

Figure 4 shows the implementation of the division algorithm that was outlined in Figure 3.

In Step 1, the dividend is right-shifted four times to prevent an overflow. Note that the result is not shifted left to compensate for this shift, because the normalization routine automatically does this. The shift causes the dividend to be limited to 27 significant bits instead of 31. In Step 2, a binary divide (left-shifts and subtracts) is implemented on the dividend by the high 16 bits of the divisor. The 32-bit result contains a quotient in the low 16 bits of the accumulator, and a remainder (R1) in the high 16 bits of the accumulator. R1 is left-shifted fifteen places in Step 3. The new R1 is divided by BHI in Step 4 to calculate the lower 16 bits of the quotient.

The quotient has now been approximated. The 32-bit result is composed of QHI and QLO, as shown in Figure 3. To obtain a better approximation, one term in the power series expansion must be added to the quotient. Therefore, the procedure in Step 5 calculates a 16-bit correction term, which is then added (or subtracted since it is the term following the "1" in the power series) to the 32-bit quotient.

Testing for an overflow of the resulting mantissa is necessary. Since the dividend was left-shifted four places, the resulting quotient will not be negative if an overflow occurred. To detect an overflow, bit 28 in the quotient must be tested. If this bit is a 1, an overflow occurred; if it is a 0, no overflow occurred, the exponent must be incremented. Finally, it is necessary to normalize the quotient and output the results.




Figure 4. Floating-Point Division

## IEEE FLOATING-POINT SINGLE-PRECISION FORMAT

Of interest is a set of formats known as the IEEE standard. This IEEE recommended format consists of a variety of precision formats (single, double, single-extended, and double-extended). The IEEE has also proposed several techniques for handling special cases such as overflow, underflow,  $\pm \infty$ , and rounding. For complete details, the reader is referred to the proposed IEEE standard.<sup>2</sup>

The single-precision format is a 32-bit format consisting of a 1-bit sign field s, an 8-bit biased exponent e, and a 23-bit fraction f (see Figure 5). The value of a binary floating-point number X is determined as follows:

$$X = (-1)^s \times 2(e^{-127}) \times 1.f$$




Figure 5. IEEE Floating-Point Single-Precision Format

The advantage of this format is that it is structured in such a way as to provide easy storage and straightforward input/output operations on 8-, 16- and 32-bit processors. The disadvantage with this format is that the large mantissa will generally span several words of memory.

### FLOATING-POINT IMPLEMENTATION

## **IEEE Implementation**

The IEEE single-precision format is described here as it applies to the addition, multiplication, and division algorithms. In these floating-point routines written for the TMS32020, all results are truncated to 31 bits to provide more flexibility in the user's development of a rounding scheme suitable for his application. The representations of  $\pm$   $\infty$  are ignored so that the user can decide how to handle these exceptions in a manner that is appropriate for his particular application.

## I/O Considerations

The first consideration is the internal representation of the binary floating-point number. If the number is read into the TMS32020 as two 16-bit words, some processing is then necessary to put the floating-point number into a representation which is easier to process. The representation used in the TMS32020 programs in the appendices is shown in Figure 6. This internal representation may be arrived at by a simple manipulation of the IEEE bit fields. For this particular algorithm, it is assumed that the floating-point number is input to the TMS32020 as the four 16-bit fields shown in Figure 6. However, the user can easily supply his

own routine to arrive at this format from two 16-bit inputs to the TMS32020 where the inputs contain the IEEE single-precision format.

The format in Figure 6 was chosen to minimize the execution time of the floating-point addition, multiplication, and division routines. The format of the result is shown in Figure 7. Notice that it is identical to the format in Figure 5 except for CLO. CLO has its 16 most significant bits valid for both the addition, multiplication, and division routines.

### Normalization

Since the floating-point routines require normalization, a partial binary search algorithm is implemented in the addition and division routines in the appendices. To begin the normalization routine, note that all mantissas can be considered to be positive with the format used for the result shown in Figure 7. The binary search for the most significant bit (the leftmost 1 since the mantissa is positive) is illustrated in Figure 8.

The first move is to split the result into CHI and CLO. If CHI  $\neq 0$ , the most significant bit (MSB) is the CHI; otherwise, it is the CLO. For this example, it is in CLO.




Figure 6. Floating-Point Representation




Figure 7. Result Representation




Figure 8. Partial Binary Search

The next step is to form a 32-bit result with CLO in the most significant word position. It is now possible for the MSB to be in the highest bit location since CLO has been left-shifted 16 times. If this is the case, an overflow has occurred, and the result must be right-shifted once. The normalization routine tests this by branching to NOFLOW if the result is negative. If the number is not negative, the normalization can continue.

The NORM instruction is used in the repeat mode to complete the normalization. Note that this whole normalization routine can be replaced by the following two instructions: RPTK 29 and NORM. The RPTK instruction causes the NORM instruction to be repeated 30 times, thus normalizing a 32-bit number. This method is not implemented here due to the timing. These two instructions always take 31 cycles to normalize a 32-bit number. The normalization routine here takes only 22 cycles (worst case) for normalizing a 32-bit number. Therefore, if program space is more important than timing efficiency, it is best to replace the normalization routine with these two instructions.

### **Added Precision**

As illustrated in Figure 7, the 16 most significant bits of CLO are valid, i.e., C is valid for 31 places beyond the

binary point. Oftentimes the user is not as concerned with the IEEE standard as in being certain that he has enough accuracy for his particular application. Since the TMS32020 uses 16-bit words, the routines in the appendices implicitly maintain a 30-bit mantissa. They also implicitly use a 16-bit exponent. If the user desires this added accuracy and dynamic range, then it is readily implementable with no additional cost in execution time. The normalization for the addition, as mentioned previously, operates over the entire 32-bit accumulator. For the strict IEEE format, the user will only want to normalize over the 25 most significant bits of the accumulator. The structure of the normalization routine makes this modification simple.

The routines in the appendices make no provision for the representation of  $\pm \infty$  and exponent underflow and overflow. The user of the routines should consider the degree of significance of these results and the way they should be handled for his particular application. Since these routines are written to operate at maximum speed, truncation of results is used. If the user desires to implement a rounding scheme, then he will also need to check for the possibility of overflow due to the rounding scheme. This step is shown in the multiplication, addition, and division flowcharts (see Figures 1, 2, and 3).

## SUMMARY

The TMS32020 may be used to perform floating-point operations with great accuracy, wide dynamic range, and high-speed execution. The design engineer has the responsibility of deciding what type of floating-point format is best for his application. To aid in understanding floating-point operations, several examples have been given that illustrate the manipulations necessary to implement floating-point addition, multiplication, and division algorithms. Flowcharts for these algorithms are also included. The appendices contain the TMS32020 code for the IEEE floating-point single-precision format used in addition, multiplication, and division. The addition and multiplication routines may also be used without modification to implement a format with up to a 30-bit mantissa and a 16-bit exponent without any increase in execution time.

## **ACKNOWLEDGEMENTS**

Major portions of this application report were taken from "Floating-Point Arithmetic with the TMS32010," an application report written by Ray Simar, Jr. The author would also like to thank Gwyn Guidy for her assistance with the floating-point division algorithm.

## REFERENCES

- 1. D.J. Kuck, The Structure of Computers and Computations, Vol 1, John Wiley & Sons (1978).
- J. Coonen et al, "A Proposed Standard for Binary Floating-Point Arithmetic," ACM Signum Newsletter, 4-12 (October 1979).
- Donald E. Knuth, Seminumerical Algorithms, Vol 2, 2nd Edition, Addison-Wesley (1981).

## APPENDIX A

NO\$IDT :	2020 FAMILY MACRO ASSEMBLER PC0.7 84.348 15:24: *** PRERELEASE ***	29 03-27-85
		PAGE 0001
0001	*********	****
0002	*	*
0003	* THIS IS A FLOATING-POINT ADDITION ROUTINE W	HICH *
0004	* IMPLEMENTS THE IEEE PROPOSED FLOATING-POINT	FORMAT *
0005	* ON THE TMS32020.	*
0006	*	*
0007	****************	*****
0008	*	
0009	* INITIAL FORMAT (ALL 16-BIT WORDS)	
0010	*	
0011	*   ALL 0 OR 1   ASIGN (0 OR -1)	
0012	*	
0013	*	
0014	*	
0015	* (0). 15 BITS ( AHI (NORMALIZED)	
0016	*	
0017	*	
0018	*	
0019	* :0: 9 BITS :0-: ALO	
0020	* ****	
0021	*	
0022	*	
0023	* ; AEXP (-127 TO 128)	
0024	*	
0025	*	
0026	<ul> <li>TO CORRESPOND WITH IEEE FORMAT,</li> </ul>	
0027	* INPUT 0.1F * 2 ** (E + 1)	
0028	* INSTEAD OF 1.F * 2 **E, AND SUBTRACT 127 FR	OM E.
0029	*	
0030	* THE FINAL FORMAT IS THE SAME AS THE INITIAL	FORMAT
0031	* EXCEPT THAT FOR CLO WE HAVE:	
0032	*	
0033	•	
0034	* ! 16 BITS : CLO	
0035	*	
0036	*  * ALL 16 BITS OF CLO ARE VALID. ANYTHING PAST	TUECE MAC
0037	<ul> <li>* ALL 16 BITS OF CLO ARE VALID. ANYTHING PAST</li> <li>* BEEN TRUNCATED.</li> </ul>	THESE UNS
0038	* BEEN IRUNCATED. *	
0039 0040	**	******
0040	*	*
0042	* WORST CASE (EXCLUDING INITIALIZATION AND I/	
0043	* 15.4 MICROSECONDS.	*
0044	* THIS TIMING INCLUDES THE NORMALIZATION.	*
0045	* WORDS OF PROGRAM MEMORY: 170	*
0046	*	*
0047	···	****
0048	*	
0049 0000	AORG	
	00 ASIGN EQU 0	
	01 AEXP EQU 1	
0052 0	002 AHI EQU 2	
0053 0	003 ALO EQU 3	
	004 BSIGN EQU 4	
0055 0	005 BEXP EQU 5	
0056 0	006 BHI EQU 6	

NO\$ID	г	32020 FAMILY MACRO ASSEMBLER *** PRERELEASE ***				PCO.7 84.348		03-27-85	
							PAC	GE 0002	
0057		0007	BLO	EQU	7				
0058		0008	CSIGN	EQU	8				
0059		0009	CEXP	EQU	9				
0060		000A	CHI	EQU	10				
0061		000B	CLO	EQU	11				
0062		000C	D	EQU	12				
0063		OOOD	ONE	EQU	13				
0064		000E	TEMP	EQU	14				
0065		000F		EQU	15				
0066			SIXT	EQU	16				
0067		0011	RESID	EQU	17				
0068		0012	TTEEN	EQU	18				
0069			*						
0070			*						
0071			*	INITIAL	IZATION				
0072			*						
0073			*						
0074			*		_		_		
	0000			LDPK	4	BEGIN ON PAGE			
	0001			SSXM		SET SIGN EXTEN	SIUN.		
	0002			LARP	1				
0078	0003			LRLK	AR1,>200				
0070	0005	0200		RPTK	7				
	0005			IN	/ *+,PA0				
	0007			LARP	**,FH0 0				
	0008			LARK	ARO,O	CLEAR EXPONENT	REGISTER		
	0009			LACK	1	OCCAN CALONCIA:	NEO101EN	•	
	000A			SACL	ONE	ONE = 1			
	000B			LACK	16				
		6010		SACL	SIXT				
		CA03		LACK	3				
0088	000E	600F		SACL	THREE				
0089	000F	CAOD		LACK	13				
0090	0010	6012		SACL	TTEEN				
0091			*						
0092			*						
0093			*	BEGIN F	LOATING POIN	IT ADD			
0094			*						
0095	0044	0004	*	1.00	AEVD	EINE LABOROT N	LIMBER		
		2001	U۲	LAC SUB	AEXP	FIND LARGEST N	UMBER.		
	0012	1005		SACL	BEXP D				
	0013			BZ	AEQB	IF EXPONENTS A	RE THE SAM	ME JUMP TO	ΔEOR
0077		002B		DL	HEWB	II EXPONENTS H	NE THE OH!	ie, oom ie	MC.O.D.
01.00	0016			BLZ	ALTB	IF A IS LESS T	HAN B JUI	MP TO ALTR.	
		0037			71212	1. 11 10 2200 1	2, 55.		
0101			*						
0102		CE23	AGTB	NEG					
0103	0019	0010		ADD	SIXT	$\mathbf{D} = (16 - \mathbf{D})$			
	001A			SACL	D				
	001B			LT	D				
	0010			LAC	ASIGN	A IS LARGER TH			
	001D			SACL	CSIGN	THEREFORE, CSI		٧.	
	001E			LAC	AEXP	ALIGN THE B MA	NTISSA.		
0109	001F	6009		SACL	CEXP				

NO\$IDT					PC0.7 84.348	15:24:29	03-27-85
	***	PRERELE	EASE ***			PAGI	E 0003
0110-0020	4206		LACT	BHI	BHI IS SHIFTED	RIGHT "D"	TIMES.
0111 0021			SACH	BHI			
0112 0022 0113 0023			SACL		RESIDUAL BITS		
0113 0023			LACT SFL		BLO IS SHIFTED MSB (THE 0) IS		
0115 0025			SACH		1100 (THE 07 10	SHIFTED H	W711 .
0116 0026			LAC	BLO			
0117 0027			OR		GET BITS THAT W	ERE SHIFT	ED FROM BHI.
0118 0028			SACL LAC	BLO			
0119 0029 0120 002A			LAC	•	•GET RID OF EXTR	A BIT.	
0120 002A 0121 002B			SACL B	CHRECN ALO	DO BOTH NUMBERS		CAME CIGNO
	0049		D	CHROOM	DO BOTH NORDENS	HAVE THE	SHITE STON:
0122		*					
0123 002D		AEQB		ASIGN	IF SIGNS ARE TH	IE SAME, C	SIGN = ASIGN
0124 002E			SACL	CSIGN			
0125 002F 0126 0030			LAC	,	ALIGN MANTISSAS		
0126 0030			SACL	ALO BLO.1			
0128 0032			SACI	BLO.			
0129 0033			LAC SACL	AEXP	SET C EXPONENT	= A EXPO	NENT.
0130 0034			SACL	CEXP			
0131 0035			В	CHKSGN	DO BOTH NUMBERS	HAVE THE	SAME SIGN?
0036 0132	0049						
0132	0010	¥ ΔITR	ADD	SIXT			
0134 0038		HEID	SACL	D	D = (16-D)		
0135 0039			LT	D	- ''		
0136 003A			LAC		B IS THE BIGGES		
0137 003B			SACL		THEREFORE, LET		
0138 003C 0139 003D			LAC SACL	BEXP CEXP	SET C EXPONENT	= B EXPON	ENT.
0139 003B			LACT	AHI	AHI GETS SHIFTE	ואוד ייתיי מ	re
0141 003F			SACH	AHI	HILL OCTO ONLY TO		
0142 0040			SACL	RESID	MAINTAIN EXTRA	BITS.	
0143 0041			LACT	AL0	ALO GETS SHIFTE		
0144 0042			SFL		MSB (THE 0) IS	SHIFTED A	NAY.
0145 0043 0146 0044			SACH LAC	ALO ALO			
0147 0045			OR		GET RESIDUAL BI	TS	
0148 0046			SACL	ALO	out morpone pr		
0149 0047			LAC	BLO, 1	GET RID OF EXTR	A BIT.	
0150 0048	6007		SACL	BLO			
0151	2000	*		10101	CUPAL TUP STATE		
0152 0049 0153 004A			SUB	ASIGN BSIGN	CHECK THE SIGNS	•	
0154 004B			BZ		IF THEY ARE THE	SAME, JUS	ST ADD.
	007A		-			,	- : ·· <del> ·</del>
0155 004D			BLZ	AISNEG			
	005D		~~				
0156 004F 0157 0050					DO ((A) - (B)),		
0157 0050			ADDS SUBS	ALO BLO	SINCE B < 0 AN	ы нэо.	
0159 0052			SUBH	BHI			
0160 0053	F680		BZ	CZERO			
0054	006B						

NÔ\$ID	г			Y MACRO ( EASE ***	ASSEMBLER !	PC0.7 84.348	15:24:29	03-27-85
			, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	21102 ***			PAG	E 0004
0161	0055			BLZ	CNEG			
		0072		0000	CUT			
	0057			SACH	CHI			
	0058 0059			SACL	CLO			
				ZAC	COLON			
	005A			SACL	CSIGN	OO AND NORMAL S	75 550U T	
0166	005B			В	NORMAL	GO AND NORMALI	IZE RESULT.	
01/7		0084 4006	ATCHEC	70111	DUT	DO (101 101)		
	005E		AISNEG	ADDS	BHI	DO ( B  -  A ) SINCE A < O A		
					BLO ALO	21MCE H ( 0 F	AND B > 0.	
	005F 0060			SUBS	ALO			
	0061			BZ	AHI CZERO			
0171		006B		DZ.	CZERO			
0170	0062			BLZ	CNEG			
01/2		0072		BLZ	CINEO			
0172	0065			SACH	CHI			
	0066			SACL	CLO			
	0067			ZAC	CLU			
	0068			SACL	CSIGN			
	0069			B	NORMAL	GO AND NORMALI	75 05011 70	
01//	006A			D	NONTHE	GO HIND MOKUHET	ZE RESULTS	
0178	ОООН	0004	*					
	006B	CAOO	CZERO	ZAC		HERE, ONLY IF	RESULT = 0	
	0000		CZERO	SACL	CEXP	HENE, UNLY IF	RESULT - U	•
	0000			SACL	CSIGN			
	006E			SACL	CHI			
	006F			SACL	CLO			
	0070			В	AROUND	OUTPUT A ZERO.		
0104	0071				HITOOINE	001101 H 2010.		
0185	007.	00117	*					
	0072	CE1B	CNEG	ABS		HERE, IF RESUL	T IS NEGAT	TVF.
	0073			SACH	CHI	,	10 1120111	
	0074			SACL	CLO			
	0075			LALK	>FFFF			
	0076	FFFF						
0190	0077	8008		SACL	CSIGN			
0191	0078	FF80		B	NORMAL	GO NORMALIZE R	ESULT.	
	0079	0084						
0192			*					
	007A		ADNOW	ZALH	AHI	IF SIGNS ARE T	THE SAME, J	JST ADD.
	00 <b>7B</b>			ADDS	AL0			
	007C			ADDS	BL0			
	007D			ADDH	BHI			
	007E			SACH	CHI			
	007F			SACL	CL0			
0199	0080			BV	OVFLOW	DID AN OVERFLO	W OCCUR?	
	0081						_	
0200	0082			BZ	CZERO	IS RESULT = 0	?	
	0083	006B						
0201			*					
0202			*	NORMALI	4E			
0203	0004	0000	*		OUT	poro our usur	THE MORE	
	0084		NORMAL.		CHI	DOES CHI HAVE	THE MSB?	
0205	0085			BZ	L01			
	0086	0080						

NO ERRORS, NO WARNINGS

## APPENDIX B

NO\$IDT		MACRO		PCO.7 84.348	15:24:53	3-27-85
					PAGE	0001
0001	****	*****	*****	*******	*******	******
0002	*					*
0003	*	THIS IS A	FLOATING-F	POINT MULTIPLIC	ATION COUTINE	MHICH *
0004	*			PROPOSED FLOAT		
0005	*	ON THE TM		. Not copp 1 cont	1110 1 0 1111 1 0 111	*
0006	*					
0007		*******	*******	******	********	
0008	*					
0009	*	INITIAL F	ORMAT (ALL	16-BIT WORDS)		
0010	*					
0011	*	: ALL C	OR 1 :	ASIGN (0	OR -1)	
0012	*					
0013	*					
0014	*					
0015	*	101. 15	BITS :	AHI (NORM	ALIZED)	
0016	*					
0017	*					
0018	#					
0019	*	(0) 9 BI	TS (0-)	AL0		
0020	*					
0021	*					
0022	*					
0023	*	;	1	AEXP (-12	7 TO 128)	
0024	*					
0025	*					
0026	*			IEEE FORMAT,		
0027	*		F * 2 ** (I			
0028	*	INSTEAD C	F 1.F * 2'+	**E, AND SUBTRA	CT 127 FROM E.	
0029	*					
0030	*			THE SAME AS TH	E INITIAL FOR	MAT
0031	*	EXCEPT TH	AT FOR CLO	WE HAVE:		
0032	*					
0033	*					
0034	*		TS !	ćrο		
0035	#					
0036	*					
0037	*			ARE VALID. ANYT	HING PAST THE	SE HAS
0038	#	BEEN TRUN	CATED.			
0039 0040	*			******		
0040	***	****	******	*****	*****	*****
0042	*	MODET CAS	E (EVOLUDI)	NG INITIALIZATI	ON AND 1701:	*
0043	*	7.8 MICRO		40 INTITACTENT	Old HIND 1707.	
0044	*			THE NORMALIZA	TION	*
0045	*		PROGRAM MEI			*
0046		WOILEO OF	THOOMIN NE	10111- 00		*
0047	****	********	*****	***********	**********	*****
0048	*					
0049 0000	1	AORG				
0050	0000 ASIG		0			
0051	0001 AEXF		1			
0052	AAAA AHT	COLL	2			
0053	0002 ALO	EQU	3			
0054	0004 BSIG		4			
0055	0005 BEXF	EQU	5			
0056	0006 BHI	EQU	6			

```
NO$IDT
           32020 FAMILY MACRO ASSEMBLER PC0.7 84.348 15:24:53 03-27-85
             *** PRERELEASE ***
                                                                   PAGE 0002
           0007 BL0
                                 7
 0057
                        EQU
           0008 CSIGN EQU
                                9
 0058
           0009 CEXP
                        EQU
 0059
           000A CHI
                        EQU
                                10
 0060
 0061
           OOOB CLO
                        EQU
                                11
 0062
           0000
                THI
                        EQU
                                12
           OOOD NEGONE EQU
                                13
 0063
           000E
                        EQU
                                14
 0064
                TLO
 0065
           OOOF TEMP
                        EQU
                                15
 0066
 0067
                        INITIALIZATION
 8800
 0069
 0070
 0071
 0072 0000 0804
                        LDPK
                                             BEGIN ON PAGE 4.
                                             SET SIGN EXTENSION.
 0073 0001 CE07
                        SSXM
 0074 0002 5589
                        LARP
 0075 0003 D100
                        LRLK
                                AR1,>200
      0004 0200
 0076 0005 CB07
                        RPTK
                                             READ NUMBERS INTO BLOCK BO.
                                 *+.PA0
 0077 0006 80A0
                        IN
 0078 0007 0000
                        LARK
                                 ARO, O
                                             CLEAR EXPONENT REGISTER.
 0079 0008 5588
                        LARP
 0080 0009 D001
                                 >FFFF
                        LALK
      000A FFFF
 0081 000B 600D
                        SACL
                                NEGONE
                                             NEGONE = -1
 0082
 0083
                        BEGIN FLOATING-POINT MULTIPLICATION.
 0084
 0085
 9800
 0087 000C 2001 UP
                        LAC
                                 AEXP
                                             ADD EXPONENTS.
                        ADD
                                 BEXP
 0088 000D 0005
 0089 000E 6009
                        SACL
                                 CEXP
 0090
                                 ALO
 0091 000F 3C03
                        LT
                                            FIRST PRODUCT (ALO * BHI)
                        MPY
 0092 0010 3806
                                 BHI
 0093 0011 CE14
                        PAC
 0094 0012 680C
                        SACH
                                 THI
 0095 0013 600E
                        SACL
                                 TLO
 0096
                                            SECOND PRODUCT (AHI * BLO)
 0097 0014 3002
                        LT
                                 AHI
                                BLO
 0098 0015 3807
                        MPY
 0099
                        APAC
                                            HAS EFFECT OF (AHI * BLO + ALO * BHI) * 2 ** -15.
 0100 0016 CE15
 0101 0017 CE15
                        APAC
 0102
 0103 0018 480C
                        ADDH
                                THI
 0104 0019 490E
                        ADDS
                                 TLO
 0105 001A 680C
                        SACH
                                 THI
 0106
 0107 001B 3806
                        MPY
                                 BHI
                                            (AHI * BHI)
 0108 001C CE14
                        PAC
 0109 001D 490C
                        ADDS
                                 THI
 0110
```

NO ERRORS, NO WARNINGS

## APPENDIX C

NO\$IDT		MILY MACRO ASSEMBLER PC0.7 84,348 15:25:17 03-2 RELEASE ***	7-85
		PAGE 000	1
0001	***	**************	- 45
0002	*		*
0003	*		*
0003	*	IMPLEMENTS THE IEEE PROPOSED FLOATING-POINT FORMAT	
0005	*		*
0005	*		*
0007		****	
0008	*	***************************************	*
0009	*	INITIAL FORMAT (ALL 16-BIT WORDS)	
0010	*	TRITIAL FORMAT CALL TO DIT WORLD	
0011	*	ALL 0 OR 1   ASIGN (0 OR -1)	
0012	*	T MEE O ON T ( MOTON TO ON TY	
0013	*		
0014	*		
0015	*	(O). 15 BITS : AHI (NORMALIZED)	
0016	*		
0017	*		
0018	*		
0019	*	(0) 9 BITS (0-) ALO	
0020		101 / D110 1 0 1 NEO	
0021			
0021	*		
0023	*	: AEXP (-127 TO 128)	
0023	*		
0025	*		
0026	*	TO CORRESPOND WITH IEEE FORMAT.	
0027	*	INPUT 0.1F * 2 ** (E + 1)	
0028	*	INSTEAD OF 1.F * 2 **E, AND SUBTRACT 127 FROM E.	
0029	*	2107270 01 21 02 002, 7102 002777101 227 77001 23	
0030	*	THE FINAL FORMAT IS THE SAME AS THE INITIAL FORMAT	
0031	*	EXCEPT THAT FOR CLO WE HAVE:	
0032	*	and the state of t	
0033	*		
0034	*	; 16 BITS ; CLO	
0035	*		
0036	*		
0037	*	ALL 16 BITS OF CLO ARE VALID. ANYTHING PAST THESE H	IAS
0038	*	BEEN TRUNCATED.	
0039	*		
0040	***	****************	-#-
0041	*		*
0042	*	WORST CASE (EXCLUDING INITIALIZATION AND I/O):	*
0043	*	22.8 MICROSECONDS.	*
0044	*	THIS TIMING INCLUDES THE NORMALIZATION.	*
0045	*	WORDS OF PROGRAM MEMORY: 92	*
0046	*		*
0047	***	****************	r#
0048	*		
0049 0000		AORG 0	
0050		GN EQU 0	
0051		P EQU 1	
0052	0002 AHI		
0053	0003 ALC		
0054		GN EQU 4	
	0005 BEX		
0056	0006 BHI	EQU 6	

NO\$ID7	r				ASSEMBLER	PC0.7 84.348	15:25:17 03-27-85
		***	PRERELE	EASE ***			PAGE 0002
0057		0007	BLO	EQU	7		
0058		0008	CSIGN	EQU	8		
0059		0009	CEXP	EQU	9		
0060		000A	CHI	EOU	10		
0061		000B	CLO	EQU	11		
0062		0000	NEGONE		12		
0063		OOOD	TEMP	EQU	13		
0064		000E	FOUR	EQU	14		
0065		000F	QM	EQU	15		
0066		0010	0L	EQU	16		
0067		0011	R1	EQU	17		
0068		0012	R2	EQU	18		
0069		0013	CL -	EQU	19		
0070		0014	M1000	EQU	20		
0071		0015	ONE	EQU	21		
0072		0016	THREE	EQU	22		
0073		0017	FITEEN	EQU	23		
0074		0018	THIRTY	EQU	24		
0075		0019	TTEEN	EQU	25		
0076			*				
0077			*				
0078			*	INITIAL	IZATION		
0079			*				
0080			*				
0081			*				
	0000			LDPK	4	BEGIN ON PAGE	
	0001			SSXM		SET SIGN EXTEN	NSION.
	0002			LARP	1		
0085	0003			LRLK	AR1,>200		
000/		0200		RPTK	7	DEAD NUMBERO 1	INTO BLOCK BO
	0005					READ NUMBERS I	INTO BLOCK BO.
	0006			IN LARF	*+,PA0 0		
	0007			LARK	ARO,O	CLEAR EXPONENT	r pentetep
	0009			LALK	>FFFF	OLEHN EXPONENT	REGISTER.
0070	000A			LHLK	21111		
0091	000B			SACL	NEGONE	NEGONE = -1	
	0000			LALK	>1000	14200142 - 1	
00,2		1000		E11E11	2.000		
0093	000E			SACL	M1000	M1000 = >1000	
	000F			LACK	4		
0095	0010	600E		SACL	FOUR	FOUR = 4	
0096	0011	CA01		LACK	1		
0097	0012	6015		SACL	ONE	ONE = 1	
0098	0013	CA03		LACK	3		
0099	0014	6016		SACL	THREE	THREE = 3	
0100	0015	CAOF		LACK	15		
	0016			SACL	FITEEN	FITEEN = 15	
	0017			LACK	30		
	0018			SACL	THIRTY	THIRTY = 30	
	0019			LACK	13		
	001A			SACL	TTEEN	TTEEN = 13	
	001P			ZAC			
	001C	6009		SACL	CEXP	CLEAR CEXP	
0108			*				
0109			*				

PAGE 0003

0110		CINICUE	D 117711 TAITT	TAL TZATION
0110 0111	*	r INI SHE	D WITH INIT	IALIZATION
0112	*			
0113 001D 2000		LAC	ASIGN	CSIGN = ASIGN, IF ASIGN = BSIGN.
0114 001E 6008		SACL	CSIGN	
0115 001F 1004		SUB	BSIGN	
0116 0020 F680		BZ	OK	ELSE, CSIGN = -1.
0021 0023				
0117 0022 2000		LAC	NEGONE	
0118	*	SACL	CSIGN	
0119 0023 4002	0K	ZALH	AHI	SHIFT DIVIDEND TO PROTECT FROM OVERFLOW.
0120 0024 4903		ADDS	ALO	
0121 0025 4B16		RPT	THREE	
0122 0026 CE19		SFR		
0123	*			
0124 0027 4817		RPT	FITEEN	QM = AHI:ALO / BHI, R1 = REMAINDER.
0125 0028 4706		SUBC	BHI	
0126 0029 6811		SACH	R1	HIGH ACCUMULATOR RETAINS REMAINDER.
0127 002A 600F		SACL	QM	
0128 002B 2F11		LAC	R1,15	(R1 * 2**15) / BHI GIVES QL, AND R2.
0129 002C 4B17		RPT	FITEEN	COMPUTES (R1 * 2**15) / BHI.
0130 002D 4706		SUBC	BHI	
0131 002E 6812		SACH	R2	HIGH ACCUMULATOR RETAINS REMAINDER.
0132 002F 6010		SACL	QL	
0133	*			
0134 0030 3C0F		LT	QM	CORRECTION TERM = (QM * BLO) / BHI.
0135 0031 3807		MPY	BLO	COMPUTES (QM * BLO).
0136 0032 CE14		PAC		
0137 0033 4B17		RPT	FITEEN	COMPUTES (QM * BLO) / BHI.
0138 0034 4706		SUBC	BHI	
0139 0035 6013		SACL	CL	
0140 0036 400F		ZALH	QM	QM:QL - O:CL = CHI:CLO
0141 0037 4910		ADDS	QL C:	
0142 0038 1013		SUB	CL	
0143 0039 600B		SACL	CLO	
0144 003A 680A 0145 003B 200A		SACH	CHI	DID AN OUEDE OU OCCUPO
0146 003C 4E14		LAC	CHI	DID AN OVERFLOW OCCUR?
0147 003D F680		AND	M1000	IE NOT COTO NOCHE
003E 0041		BZ	NOOVF	IF NOT, GOTO NOOVF.
0148 003F 2015		LAC	ONE	FLCE INCOMENT CEVO
0149 0040 6009		LAC SACL	CEXP	ELSE, INCREMENT CEXP.
0150 0041 2001	NOOVE	LAC	AEXP	COMPUTE RESULTING EXPONENT.
0151 0042 1005	140041	SUB	BEXP	CONTO LE NEGOLITINO EXPONENT.
0152 0043 0009		ADD	CEXP	
0153 0044 6009		SACL	CEXP	
0154	*			
0155	*			
0156	*	NORMAL I	ZE	
0157	*		-	
0158 0045 200A	NORMAL	LAC	CHI	DOES CHI HAVE THE MSB?
0159 0046 F680		BZ	L01	
0047 004E				
0160 0048 400A		ZALH	CHI	IF YES, NORMALIZE RESULT.
0161 0049 490B		ADDS	CLO	
0162 004A 4B19		RPT	TTEEN	WILL PERFORM 14 "NORMS".

## NO\$IDT 32020 FAMILY MACRO ASSEMBLER PC0.7 84.348 15:25:17 03-27-85 \*\*\* PRERELEASE \*\*\* PAGE 0004

0163	004B	CEA2		NORM		
					OUTPUT	GO OUTPUT RESULTS.
0101		0057		-	0011 01	oo oon or nessers.
01.65			LOI	ZALH	CLO.	HERE, IF CLO HAS MSB.
		F380				DID BIT SEARCH CAUSE OVERFLOW?
		0055		DC2	No. Cow	DID DIT SETTION CHOSE SVENTEON.
				RPT	TTEEN	IF NOT, NORMALIZE RESULT.
					TILLIN	I NOT, NOTHELLE NEODELL
		FF80			OUTPUT	GO OUTPUT RESULT.
		0057		-	0011 01	oo oon or neocer.
0170		0007	*			
0171			*			
0172			*	FINISHED	WITH NORMAL	TZATION
0173			*			
0174			*	OVERELOR	LOCCURRED DI	URING BIT SEARCH
0175			*			
		CE06		RSXM		RSXM FOR LOGICAL RIGHT SHIFT.
			.,,,,,	SFR		PERFORM RIGHT SHIFT.
0178			*			
0179			*			
0180			*	TAKE CAR	RE OF EXPONE	NT & NORMALIZED MANTISSA.
0181			*		PUT RESULTS.	,
0182			*			
0183			*			
0184	0057	488A	OUTPUT	SACH	CHI	SAVE NORMALIZED MANTISSA.
					CLO	
					1	RESET POINTER.
						OUTPUT RESULTS, CSIGN, CEXP, CHI, AND CLO.
				OUT	*+,PA0	
0189	0050	CE1F		IDLE		WAIT FOR INTERRUPT.
NO ERF	RORS,	NO WAI	RNINGS			

# 8. Precision Digital Sine-Wave Generation with the TMS32010

Domingo Garcia Digital Signal Processing - Semiconductor Group Texas Instruments

### INTRODUCTION

Sine-wave generators are fundamental building blocks of signal processing systems which are used in diverse applications, such as communication, instrumentation, and control. In the past, engineers usually designed these oscillators with analog circuitry. Now, however, new high-speed digital signal processors like the TMS32010 present designers with an alternative that in many cases is superior. The TMS32010 provides the speed and accuracy to produce stable, low-distortion sine waves over a wide range of frequencies.

This application report describes two different methods for implementing a digital sine wave generator using the TMS32010. The first method is a fast direct table lookup scheme suitable for applications not requiring extreme accuracy. The second approach, an enhancement of the first, includes linear interpolation to provide sine waveforms with a minimum of harmonic distortion.

## DIRECT TABLE LOOKUP METHOD

The first algorithm is a simple, fast table lookup scheme. The sine values for N angles which are uniformly spaced around the unit circle are stored in a table which has the following format:

INDEX	ANGLE	SINE TABLE
0	0 X 360°/N	S[0] = sin(0 °/N)
1	1 X 360°/N	S[1] = sin(360 °/N)
2	2 X 360°/N	S[2] = sin(720 °/N)
		•
	•	
N-2	(N-2) X 360°/N	$S[N-2] = sin((N-2) \times 360^{\circ}/N)$
N-1	(N-1) X 360°/N	$S[N-1] = sin((N-1) \times 360^{\circ}/N)$

A sine wave is generated by stepping through the table at a constant rate (in effect, moving counterclockwise around the unit circle), wrapping around at the end of the table whenever 360° is exceeded. Using the table index as the angle parameter and DELTA as the step size, this lookup method generates the sequence:

$$S[mod(k \ X \ DELTA, N)]$$
 for  $k = 1, 2, 3, 4, ...$ 

where mod(a,b) = remainder of the division a/b when this quotient is computed as an integer [e.g., mod(22.34,5) = 2.34)]

The 'mod' operator provides the wraparound at the end of the table. Figure 1 illustrates this algorithm.




Figure 1. Direct Table Lookup

The sampled waveform generated is only an approximation to a sampled sinusoid. In general, the longer the table is the more resolution it provides, and consequently, the closer the approximation will be.

The frequency, f, of the sine wave depends on two factors:

- The time interval between successive samples, i.e., the sampling interval, t
- (2) The step size, DELTA

f is given by the equation:

$$f = \frac{DELTA}{t \times N}$$
 [Hz] where t is expressed in seconds

Note that to satisfy the Nyquist criterion there must be at least two samples generated each sinusoid period. This requires that DELTA  $\leq N/2$ .

In Figure 1, N = 8 and DELTA = 0.6. If, for instance, eight samples are generated each millisecond, then  $t\,=\,0.000125$  seconds and

$$f = \frac{0.6}{8 \times 0.000125}$$
 Hz = 600 Hz

## TMS32010 Implementation

This section describes the concise TMS32010 subroutine, given in Appendix B, which implements the table lookup scheme based on a sine table with 128 entries. Each time this subroutine is called, the next sample point is calculated. This subroutine uses:

- 138 (= 128 + 10) words of program memory space (128 words for sine table storage and 10 words for program memory)
- (2) 6 words in data memory as working registers

If this program is used as a subroutine, each sample can be computed in 3.0 microseconds. However, if the code is inserted directly in line with the code of a master program, avoiding the overhead of a subroutine, a sample can be computed in 2.2 microseconds.

The values in the sine table are all scaled. The decimal values, +1.0 and -1.0, are represented by the two's complement hexadecimal values 4000 and C000, respectively. All other values are scaled and rounded to the closest hexadecimal number. Rounding is used, rather than truncation, to avoid adding unnecessary distortion.

The 16-bit data memory location 'ALPHA' serves as a modulo 128 counter which cycles through the sine table to select the sample points. ALPHA is regarded as having an integer and fractional part with the format:

The 16-bit data memory locaion 'DELTA' contains the step size. DELTA has the same (integer.fraction) format as ALPHA. Every time the sine wave subroutine is called, the contents of ALPHA are incremented by the contents of DELTA. The integer portion of ALPHA (i.e., the eight MSBs) is the pointer to the sine table. However, because the table starts at address location SINE, this pointer is offset by the value for that address before the table is accessed. The eight most significant bits of ALPHA are masked when ALPHA is updated to insure that they never exceed 127. The routine returns the sine value in the data memory location 'SINA'.

For any given sampling interval, t, the frequencies which can be generated must be of the form

$$f = \frac{DELTA}{t \times 128}$$
 [Hz] where t is expressed in seconds

Since DELTA has a precision of eight bits to the right of the decimal place, any desired frequency (≤ 1/2t [Hz]) can be approximated with an error of no more than

$$\frac{1/256}{t \times 128} [Hz] = \frac{1}{32768 \times t} [Hz]$$

For example, if the sampling frequency is 8 kHz, then the frequency resolution is

$$\frac{8000}{32768}$$
 Hz = 0.25 Hz

## **Harmonic Distortion**

Due to approximations made in calculating the samples of a sine wave of frequency f, a certain amount of the "energy" of the samples' waveform will fall into other frequencies as well. These frequencies are either:

- (1) Harmonic frequencies, nf, where n = 2, 3, 4, ..., or
- (2) Subharmonic frequencies, nf/m, where n and m are integers.

This spurious energy results in noise which is referred to as "harmonic distortion." It is usually measured in terms of Total Harmonic Distortion (THD) which is defined as the ratio

THD = 
$$\frac{\text{spurious harmonic energy}}{\text{total energy of the waveform}}$$

There are two sources of error in the table lookup algorithm which cause harmonic distortion:

- Quantization error is introduced by representing the sine table values by 16-bit numbers.
- (2) Larger errors are introduced when points between table entries are sampled. This occurs when DELTA is not an integer.

The longer the sine table is, the less significant the second error source will be. Consequently, harmonic distortion decreases with increasing table length. Furthermore, when DELTA is an integer, quantization is the only error source, and THD is extremely small regardless of table size. THD is given for several table lengths and values of DELTA in Figure 2. Note that the figures in this table only represent the THD in the digitized sine wave. If the sine wave is reconstructed using a digital-to-analog converter and analog filters, these analog devices will contribute additional distortion. (The procedure for computing THD is described in Appendix A.)

## LINEAR INTERPOLATION METHOD

To decrease the harmonic distortion for a given table size, an interpolation scheme can be used to compute the sine values between table entries more accurately. Linear interpolation is the simplest method to implement. This method uses the values of two consecutive table entries as the end points of a line segment. Sample points for parameter values falling between table entries assume values on the line segment between the points. This algorithm is illustrated in Figure 3.

TABLE LENGTH: 32	
DELTA	THD
2.0	0.00000024
2.25	0.00300893
2.50	0.00240751
2.75	0.00300917
3.0	0.00000024
8.25	0.00300924
11.625	0.00315807

TABLE LENGTH: 64	
DELTA	THD
2.00	0.0000048
2.25	0.00075269
2.50	0.00060219
2.75	0.00075239
3.00	0.0000018
8.25	0.00075204
11.625	0.00079078

TABLE LENGTH: 128			
DELTA	THD		
2.00	0.0000054		
2.25	0.00018859		
2.50	0.00015080		
2.75	0.00018835		
3.00	0.00000012		
8.25	0.00018889		
11.625	0.00020128		

Figure 2. Total Harmonic Distortion Using Direct Table Lookup




Figure 3. Linear Interpolation

This algorithm is based on the linear approximation

$$\begin{array}{rl} \sin(360\,^{\circ}(I+D)/N) &\cong & \sin(360\,^{\circ}I/N) \\ &+ D \times \{\sin(360\,^{\circ}(I+1)/N) \\ &- \sin(360\,^{\circ}I/N)\} \end{array}$$

$$= S[I] + D X \{ S[I+1] - S[I] \}$$

where N is the sine table length,

I is an integer such that  $0 \le I \le N-1$ , and D is a decimal number such that  $0 \le D < 1.0$ 

The value, S[I+1] - S[I], is the slope of the line segment between the two sample points which bracket the value I+D (i.e.,  $I \le I+D < I+1$ ).

All the values required for this interpolation scheme are stored in the following two tables:

INDEX	ANGLE	SINE TABLE	SLOPE TABLE
0	0 X 360°/N	S(0) = sin(0 °/N)	S[1] - S[0]
1	1 X 360°/N	S(1) = sin(360 °/N)	S(2) - S(1)
2	2 X 360°/N	S(2) = sin(720°/N)	S(3) - S(2)
		•	
		•	
N - 2	(N - 2) X 360°/N	S(N - 2) = sin(360°(N - 2)/N)	S(N-1)-S(N-2)
N - 1	(N-1) X 360°/N	S(N-1) = sin(360°(N-1)/N)	S(0) - S(N - 1)

## TMS32010 Implementation

The sample TMS32010 implementation of this linear interpolation scheme, given in Appendix C, is an enhancement of the table lookup method. This subroutine is based on 128-entry sine and slope tables. Each time this subroutine is called, the next sample point is calculated. This subroutine uses:

(1) 276 (= 128 + 128 + 20) words of program memory space

(128 words for sine table storage, 128 words for slope table storage, and 20 words for program memory)

(2) 9 words in data memory as working registers

If this program is used as a subroutine, each sample can be computed in 5.4 microseconds. However, if the code is inserted directly in line with the code of a master program, avoiding the overhead of a subroutine, a sample can be computed in only 4.6 microseconds.

Just as in the table lookup algorithm, a sine wave is generated by stepping through the sine table at a constant rate, wrapping around at the end of the table whenever 360° is exceeded. The table index is used as the angle parameter, denoted by ALPHA.

DELTA denotes the step size for this routine also. In this case, however, sample points falling between the samples in the sine table are evaluated using the linear approximation formula given above.

The values in both the sine and slope tables are calculated in the same way as they were for the table lookup program. The decimal values, +1.0 and -1.0, are

represented by the two's complement hexadecimal values 4000 and C000, respectively. All hexadecimal values are rounded rather than truncated to the closest 16-bit representations to reduce quantization noise.

Because the method to compute the step size is the same as that used in the table lookup scheme, the frequency resolution will also be the same. However, because of the linear interpolation between table entries, sine values are no longer limited to the values stored in the table. This allows the error between the computed value and the actual value to be less.

### **Harmonic Distortion**

Figure 4 lists the distortion of several sine waves generated using the TMS32010 linear interpolation routine for various table lengths and step sizes. These results clearly show that the distortion for a particular fractional step size decreases if the size of the table is increased just as in the direct table lookup case. However, for the same non-integer step size and the same table length, the distortion for the linear distortion method is much lower than that of direct table lookup.

These values were experimentally determined and the method used to compute them is given in Appendix A.

TABLE LENTH: 32	
DELTA	THD
2.0	0.00000024
2.25	0.00169343
2.50	0.00135476
2.75	0.00169379
3.0	0.00000024
8.25	0.00169361
11.625	0.00177808
TABLE LENGTH: 64	
DELTA	THD
2.00	0.00000048
2.25	0.00018884
2.50	0.00015055
2.75	0.00018771
3.00	0.0000018
8.25	0.00018806
11.625	0.00019815
TABLE LENGTH: 128	
DELTA	THD
2.00	0.00000054
2.25	0.00000054
2.50	0.0000012
2.75	0.00000101
3.00	0.00000012
8.25	0.00000006

Figure 4. Harmonic Distortion Using Linear Interpolation

0.00000155

11 625

## IMPLEMENTATION TRADE-OFFS

There are three trade-offs that must be considered when implementing the algorithms described above. They are speed, accuracy, and the size of the table ROM.

The direct table lookup method is the fastest implementation. Using a table that ranges from  $0^{\circ}$  to  $360^{\circ}$ , the routine needs only to address the table and compute the next angle. However, the table occupies more program memory space than is absolutely required.

To minimize the amount of program memory required for the sine table, one can take advantage of the symmetry

of the sine function. By keeping track of the quadrant as ALPHA is increased, a table that ranges from 0° to 90° will be sufficient. This decreases the size of the table by three-fourths. However, the extra code necessary to keep track of the quadrant will increase the execution time of the routine.

If harmonic distortion is important, then some form of interpolation is needed. One can use the linear interpolation method of the second example or other approximations such as a Taylor Series or Maclaurin Series expansions carried out to the second- or third-order term, or beyond. These schemes will, however, also increase the amount of code as well as the execution time.

## APPENDIX A: COMPUTATION OF TOTAL HARMONIC DISTORTION

To determine the Total Harmonic Distortion (THD) of a sampled data sine wave, the amount of energy due to frequency components other than the fundamental is divided by the total energy of the wave. This is computed from the formula:

$$THD = [E(total) - E(fundamental)] / E(total)$$

For the most accurate results, these energy terms should be calculated over a full cycle of the signal. In the case of a sine wave generated by either of the two methods, a full cycle may actually consist of several sinusoid periods. For instance, If N = table length = 128 and if DELTA = step size = 1.5, a cycle will only be completed for the smallest n for which n x 1.5 is evenly divisible by 128. This occurs for n = 256 which marks the end of the second sinusoid period.

In general, if DELTA = A/B where A and B are relatively prime integers, and N = table length, then the sequence x(n),  $n = 1,2,3, \dots$  of sine-wave samples will cycle after no more than B x N points.

The amount of total "energy" in a cycle of this length is

$$E(total) = \sum_{n=0}^{BN-1} x^{2}(n)$$

The amount of "energy" in the fundamental frequency over this period is

E(fundamental) = 
$$1/BN (|X(A)|^2 + |X(BN - A)|^2)$$
  
=  $2/BN |X(A)|^2$  for a real sequence

where the X(k) terms are terms of the Discrete Fourier Transform defined by the equation

$$X(k) = \sum_{n=0}^{BN-1} x(n) \exp(-j(2\pi/N)nk)$$

The values given in Figures 2 and 4 are based on actual values computed by the TMS32010 for the two sample sine-wave generator programs. The computation of THD was carried out on a VAX 11/780 using the above formulas with double-precision floating-point arithmetic.

# APPENDIX B: TMS32010 TABLE LOOKUP ROUTINE

GENER!	l	320	FAMILY	MACRO	ASSEMBLER	2.1 83.076	17:14:48	1/18/84 PAGE 0001
0001 0002			****	IDT	'GENER1	:******	*****	*****
0003			*	9	INE WAVE G	ENERATOR		*
0004			*			LOOKUP METHOD		*
0005			* THIS			LOOKUP TABLE	OF SINE VALUE	S TO *
0006			* COM	PUTE TH	IE SAMPLES	OF THE WAVE.	THE FREQUENC	Y IS *
0007						ZE BY WHICH O		
0008						ISISTS OF 128 I		
0009						IGLES BETWEEN		
0010			*****			*****	*******	**********
0011				-		TATION	I C COMPT EMENT	-
0012 0013						XED-POINT TWO		
0013					CTIONAL BI		E AFTER THE	
0015						OF FRACTIONAL		
0016						NUMBER, i.e.,		
0017						4 FRACTIONAL		*
0018			****	*****	******	*****	******	*****
0019	0000			В	START			
		0083			_			
	0002		SINE	DATA	>0		SINE TABLE	
	0003			DATA	>324		UES ARE REPRE	
	0004			DATA	>646		FORMAT, i.e.	
	0005			DATA DATA	>964 >C7C		14 BITS AFTE ARY POINT.	K THE
	0007			DATA	>F8D	"BIN	ARI POINI.	
	0008			DATA	>1294			
	0009			DATA	>1590			
	000A			DATA	>187E			
0029	000B	1B5D		DATA	>1B5D			
	000C			DATA	>1E2B			
	000D			DATA	>20E7			
	000E			DATA	>238E			
	000F			DATA	>2620			
	0010			DATA	>289A			
	0011			DATA	>2AFB			
	0012 0013			DATA DATA	>2D41 >2F6C			
	0013			DATA	>3179			
	0015			DATA	>3368			
	0016			DATA	>3537			
0041	0017	36E5		DATA	>36E5			
	0018			DATA	>3871			
	0019			DATA	>39DB			
	001A			DATA	>3B21			
	001B			DATA	>3C42			
	001C			DATA DATA	>3D3F >3E15			
	001D			DATA	2 1 1 2			
	001E			DATA	>3F4F			
	0020			DATA	>3FB1			
	0021			DATA	>3FEC			
	0022			DATA	>4000			
0053	0023	3FEC		DATA	>3FEC			

GENER1

\*\*\*\*\*\*\*

0

1

2

3

4

5

0000 DELTA EQU

SINA

TEMP

MASK

0005 OFSET

ALPHA EQU

EOU

EOU

EQU

EOU

0001

0002

0003

0004

0152

0153 0154

0155

0156

0157

0158

0159

0160 0083

\*WORKSPACE REGISTER

```
GENER1
        320 FAMILY MACRO ASSEMBLER 2.1 83.076
                                              17:14:48
                                                        1/18/84
                                                       PAGE 0004
              ****************
0161
              * NECESSARY INITIALIZATIONS:
0162
              * MASK INITIALIZED TO >7FFF FOR 128 POINT TABLE
0163
              * OFSET
                      INITIALIZED TO THE ADDRESS AT THE BEGINNING
0164
0165
                      OF TABLE.
              0166
0167
              *****************************
0168
0169 0083 6F00
             START LDP
                           0
                                       * SET DATA PAGE POINTER
0170 0084 7E82
                    LACK
                          Ml
0171 0085 6704
                   TBLR
                          MASK
0172 0086 7E02
                   LACK
                           SINE
0173 0087 5005
                   SACL
                           OFSET
0174 0088 7F89
                   ZAC
0175 0089 5001
                   SACL
                           ALPHA
0176 008A 4100
                   IN
                                               * IN THIS EXAMPLE.
                          DELTA, PAl
0177 008B F800 L1
                   CALL
                           SWAVE1
                                               * DELTA IS INPUT
     008C 008F'
0178
              **********
                    REST OF PROGRAM
0179
              *********
0180
0181 008D F900
                   В
                           Ll
     008E 008B'
0182 008F
              *******************
0183
0184
              * SINE WAVE SUBROUTINE:
              * THIS ROUTINE EXTRACTS THE SINE OF AN ANGLE FROM THE
0185
              * TABLE AND RETURNS THE VALUE IN THE DATA LOCATION
0186
              * 'SINA'. IT USES A FRACTIONAL STEP SIZE TO COMPUTE
0187
              * THE NEXT POINT OF THE WAVE. IT TAKES 2.6 microseconds *
0188
              * TO EXECUTE.
0189
0190
              *********************
0191 008F 2801 SWAVE1 LAC
                           ALPHA,8
0192 0090 5803
                    SACH
                           TEMP
                                        *ISOLATE INTEGER PORTION
0193 0091 2003
                           TEMP
                    LAC
0194 0092 0005
                   ADD
                           OFSET
0195 0093 6702
                   TBLR
                           SINA
                                        *SINE VALUE FROM TABLE (Q14)
0196 0094 2001
                   LAC
                           ALPHA
                   ADD
0197 0095 0000
                           DELTA
                                        *COMPUTE NEXT ADDRRESS
0198 0096 7904
                                        *MODULO 128 MASK = >7FFF
                    AND
                           MASK
0199 0097 5001
                    SACL
                           ALPHA
                                        *SAVE NEXT ADDRESS
0200 0098 7F8D
                                        *RETURN TO MAIN PROGRAM
                    RET
0201
                    END
NO ERRORS, NO WARNINGS
```

# APPENDIX C: TMS32010 LINEAR INTERPOLATION ROUTINE

GENER2 320	) FAMILY MACRO AS	SEMBLER 2.1 83.	076 10:54:48 1/19/84 PAGE 0001
0001 0002 0003 0004 0005 0006 0007 0008 0009 0010 0011 0012 0013 0014 0015 0016 0017 0018	* SINE W LINEAF  * THIS PROGRAM COMPUTE THE DETERMINED E * THE TABLE. CORRESPOND T * 360 DEGREES. APPROXIMATEL Sin(A) ~= Si * + * ALL THE POSS * SINE TABLE E * THE SLOPE TA *************** * NOTE: * THE TMS32010 * NUMBERS. EA	AVE GENERATOR INTERPOLATION MI USES A LOOKUP T. SAMPLES OF THE W. IY THE SIZE BY WH THE TABLE CONSIS' O EQUALLY SPACED POINTS BETWEEN USING A LINEAR IN(INT[A]) (sin(INT[A]+1)-s IBLE SLOPES BETW. INTRIES ARE STORE BLE IS ALSO 128  **************************  Q NOTATION USES FIXED-POIN ACH 16-BIT NUMBER	***********  ***********  ************
0021 0022 0023 0024 0025 0026	* INTEGER BITS * VALUE AFTER * FRACTIONAL B * NUMBER, i.e. * 14 FRACTIONAL	G, AND (15-i) FRA THE LETTER Q REF BITS THAT ARE REP , A Q14 NUMBER I AL BITS.	CTIONAL BITS. THE * ERS TO THE NUMBER OF *
0027 0000 0028 0000 F900 0001 0100	-	START	
0029 0030 0002 7FF 0031 0003 0FF 0032	F Ml DATA	>7FFF >0FFF	*MASK VALUES
0033 0004 0000 0034 0005 032 0035 0006 064 0036 0007 096 0037 0008 0C7 0038 0009 129 0040 000B 159 0041 000C 187 0042 000D 185 0043 000E 1E2 0044 000F 20E 0045 0010 238 0046 0011 262 0047 0012 289 0048 0013 2AF 0049 0014 2D4 0050 0015 2F6 0051 0016 317 0052 0017 336	4 DATA 6 DATA 6 DATA C DATA D DATA D DATA 0 DATA 4 DATA 0 DATA D DATA E DATA D DATA C DATA D DATA	>0 >324 >646 >964 >964 >C7C >F8D >1294 >1590 >187E >185D >1E2B >20E7 >238E >2620 >289A >2AFB >2D41 >2F6C >3179 >3368 >3537	*THE SINE TABLE  *VALUES ARE REPRESENTED  *IN Q14 FORMAT, i.e.,  *THERE ARE 14 BITS AFTER  *THE BINARY POINT.

0054 0019 36E5	DATA	->36E5
0055 001A 3871	DATA	>3871
0056 001B 39DB	DATA	>39DB
0057 001C 3B21	DATA	>3B21
0057 001C 3B21 0058 001D 3C42	DATA	>3E21 >3C42
	DATA	
0059 001E 3D3F 0060 001F 3E15		>3D3F
	DATA	>3E15
0061 0020 3EC5	DATA	>3EC5
0062 0021 3F4F	DATA	>3F4F
0063 0022 3FB1	DATA	>3FB1
0064 0023 3FEC	DATA	>3FEC
0065 0024 4000	DATA	>4000
0066 0025 3FEC	DATA	>3FEC
0067 0026 3FB1	DATA	>3FB1
0068 0027 3F4F	DATA	>3F4F
0069 0028 3EC5	DATA	>3EC5
0070 0029 3E15	DATA	>3E15
0071 002A 3D3F	DATA	>3D3F
0072 002B 3C42	DATA	>3C42
0073 002C 3B21	DATA	>3B21
0074 002D 39DB	DATA	>39DB
0075 002E 3871	DATA	>3871
0076 002F 36E5	DATA	>36E5
0077 0030 3537	DATA	>3537
0078 0031 3368	DATA	>3368
0079 0032 3179	DATA	>3179
0080 0033 2F6C		>2F6C
0080 0033 2F6C 0081 0034 2D41	DATA	
	DATA	>2D41
0082 0035 2AFB	DATA	>2AFB
0083 0036 289A	DATA	>289A
0084 0037 2620	DATA	>2620
0085 0038 238E	DATA	>238E
0086 0039 20E7	DATA	>20E7
0087 003A 1E2B	DATA	>1E2B
0088 003B 1B5D	DATA	>1B5D
0089 003C 187E	DATA	>187E
0090 003D 1590	DATA	>1590
0091 003E 1294	DATA	>1294
0092 003F 0F8D	DATA	>F8D
0093 0040 0C7C	DATA	>C7C
0094 0041 0964	DATA	>964
0095 0042 0646	DATA	>646
0096 0043 0324	DATA	>324
0097 0044 0000	DATA	>0
0098 0045 FCDC	DATA	>FCDC
0099 0046 F9BA	DATA	>F9BA
0100 0047 F69C	DATA	>F69C
0101 0048 F384	DATA	>F384
0102 0049 F073	DATA	>F073
0103 004A ED6C	DATA	>ED6C
0104 004B EA70	DATA	>EA70
0105 004C E782	DATA	>E782
0106 004D E4A3	DATA	>E4A3
0107 004E E1D5	DATA	>E1D5
020, 0040 0100	DAIA	- 5100

0108 0109 0110	004F 0050 0051	DF19 DC72 D9E0		DATA DATA DATA	>DF19 >DC72 >D9E0
0111	0052	D766		DATA	>D766
0112	0053	D505		DATA	>D505
0113	0054	D2BF		DATA	>D2BF
0114	0055	D094		DATA	>D094
0115	0056	CE87		DATA	>CE87
0116	0057	CC98		DATA	>CC98
0117	0058	CAC9		DATA	>CAC9
0118	0059	C91B		DATA	>C91B
0119	005A	C78F		DATA	>C78F
0120	005B	C625		DATA	>C625
0121	005C	C4DF		DATA	>C4DF
0122	005D	C3BE		DATA	>C3BE
0123	005E	C2C1		DATA	>C2C1
0124	005F	Cleb		DATA	>C1EB
0125	0060	C13B		DATA	>C13B
0126	0061	C0B1		DATA	>C0B1
0127	0062	C04F		DATA	>C04F
0128	0063	C014		DATA	>C014
0129	0064	C000		DATA	>C000
0130	0065	C014		DATA	>C014
0131	0066	C04F		DATA	>C04F
0132	0067	C0B1		DATA	>C0B1
0133	0068	C13B		DATA	>C13B
0134	0069	Cleb		DATA	>Cleb
0135	006A	C2C1		DATA	>C2C1
0136	006B	C3BE		DATA	>C3BE
0137	006C	C4DF		DATA	>C4DF
0138	006D	C625		DATA	>C625
0139	006E	C78F		DATA	>C78F
0140 0141	006F	C91B		DATA	>C91B
0141	0070 0071	CAC9 CC98		DATA	>CAC9
0142	0071	CE87		DATA	>CC98
0143	0072	D094		DATA DATA	>CE87 >D094
0145	0074	D094 D2BF		DATA	>D094 >D2BF
0146	0075	D505		DATA	>D2BF >D505
0147	0076	D766		DATA	>D303
0148	0077	D9E0		DATA	>D766 >D9E0
0149	0078	DC72		DATA	>DC72
0150	0079	DF19		DATA	>DF19
0151	007A	E1D5		DATA	>E1D5
0152	007B	E4A3		DATA	>E4A3
0153	007C	E782		DATA	>E782
0154	007D	EA70		DATA	>EA70
0155	007E	ED6C		DATA	>ED6C
0156	007F	F073		DATA	>F073
0157	0080	F384		DATA	>F384
0158	0081	F69C		DATA	>F69C
0159	0082	F9BA		DATA	>F9BA
0160	0083	FCDC		DATA	>FCDC
0161	0084	0324	TSLOPE	DATA	>324

\*SLOPE BETWEEN TWO

0162 0085 03	22 E	DATA >	>322
0163 0086 03	IE r	DATA :	>31E
0164 0087 03			>318
0165 0088 03			>311
0166 0089 03			>307
0167 008A 02			>2FC
0168 008B 02		ATA >	>2EE
0169 008C 02	DF D	ATA :	>2DF
0170 008D 02	CE D	ATA >	>2CE
0171 008E 02	BC D	DATA :	>2BC
			2A7
0173 0090 02			291
			27A
0175 0092 02			>261
0176 0093 02			246
			>22B
0178 0095 02	0D D	ATA >	20D
0179 0096 01	EF D	DATA >	>1EF
0180 0097 01			>1CF
			-lae
0182 0099 01			18C
			16A
0184 009B 01			146
0185 009C 01			121
0186 009D 00			FC
0187 009E 00	D6 D	ATA >	D6
0188 009F 00	B0 D	ATA >	-B0
0189 00A0 00	89 D	ATA >	-89
0190 00Al 00			-62
0191 00A2 00			-3B
0192 00A2 00			14
0193 00A4 FF			FFEC
0194 00A5 FF			FFC5
0195 00A6 FF			FF9E
0196 00A7 FF	77 D	ATA >	FF77
0197 00A8 FF	50 D	ATA >	FF50
0198 00A9 FF	2A D	ATA >	FF2A
0199 00AA FF		ATA >	FF04
0200 00AB FE	DF D	ATA >	FEDF
0201 00AC FE			FEBA
0202 00AD FE			FE96
0202 00AD FE			FE74
0203 00AE FE			FE52
0205 00B0 FE			FE31
0206 00B1 FE			FEll
0207 00B2 FD			FDF3
0208 00B3 FD	D5 D	ATA >	FDD5
0209 00B4 FD	BA D	ATA >	FDBA
0210 00B5 FD			FD9F
0211 00B6 FD			FD86
0211 00B0 FD			FD6F
0212 00B7 FD			FD59
0213 00B6 FD 0214 00B9 FD			
			FD44
0215 00BA FD	32 D	ATA >	FD32

\*SINE ENTRIES (Q14)

>3B

>62

>89

>B0

>D6

>FC

>121

>146

>16A

>18C

>lae

>1CF

DATA

DATA

DATA

DATA

DATA

DATA

DATA

DATA

DATA

0259 00E6 0062

0260 00E7 0089

0261 00E8 00B0

0262 00E9 00D6

0263 00EA 00FC

0264 00EB 0121

0265 00EC 0146

0266 00ED 016A

0267 00EE 018C

0268 00EF 01AE

0269 00F0 01CF

1/19/84

0363

NO ERRORS, NO WARNINGS

# 9. Matrix Multiplication with the TMS32010 and TMS32020

Charles Crowell
Digital Signal Processing - Semiconductor Group
Texas Instruments

# INTRODUCTION

Matrix multiplication is useful in applications such as graphics, numerical analysis, or high-speed control. The purpose of this application report is to illustrate matrix multiplication on two digital signal processors, the TMS32010 and TMS32020.

Both the TMS32010 and TMS32020 can multiply any two matrices of size  $M \times N$  and  $N \times P$ . The programs for the TMS32010 and TMS32020, included in the appendices, can multiply large matrices and are only limited by the amount of internal data RAM available. Assuming a 200-ns cycle time, the TMS32010 and TMS32020 can calculate  $[1 \times 3] \times [3 \times 3]$  in 5.4 microseconds.

Before discussing the two versions of implementing a matrix multiplication algorithm, a brief review of matrix multiplication is presented along with three examples of graphics applications.

# MATRIX MULTIPLICATION

The size of a matrix is defined by the number of rows and columns it contains. For example, the following is a  $5 \times 3$  matrix since it contains five rows and three columns.

$$A = \begin{bmatrix} a_{11} & a_{12} & a_{13} \\ a_{21} & a_{22} & a_{23} \\ a_{31} & a_{32} & a_{33} \\ a_{41} & a_{42} & a_{43} \\ a_{51} & a_{52} & a_{53} \end{bmatrix}$$

Any two matrices can be multiplied together as long as the second matrix has the same number of rows as the first has of columns. This condition is called conformability. For example, if a matrix A is an  $M \times N$  matrix and a matrix B is an  $N \times P$  matrix, then the two can be multiplied together with the resulting matrix being of size  $M \times P$ .

$$A = \begin{bmatrix} 3 & 4 \\ 2 & 7 \end{bmatrix} \qquad B = \begin{bmatrix} 4 \\ 6 \end{bmatrix} \qquad AB = \begin{bmatrix} 36 \\ 50 \end{bmatrix}$$

$$M \times N = 2 \times 2 \qquad N \times P = 2 \times 1 \qquad M \times P = 2 \times 1$$

Example: (3)(4) + (4)(6) = 36

Given the two conformable matrices A and B, the elements of  $C = A \times B$  are given by:

$$C_{ij} = \sum_{k=1}^{N} a_{ik} \times b_{kj}$$

for i = 1,...,M and j = 1,...,P

# Q12 FORMAT

Applications often require multiplication of mixed numbers. Since the TMS32010 and TMS32020 implement fixed-point arithmetic, the programs in the appendices assume a Q12 format, i.e., 12 bits follow an assumed binary point. The bits to the right of the assumed binary point represent the fractional part of the number and the four bits to the left represent the integer part of the number. An example of Q12 format is as follows:

ASSUMED BINARY POINT

0000.110111100000 = 0.866 in Q12 × 0000.100000000000 = 0.5 in Q12


The result of a Q12 by Q12 multiplication is a number in a Q24 format that can easily be converted to Q12 by a logical left-shift of four. The first four bits will be lost as well as the last twelve, but these bits are insignificant for Q12. Note that the programs in the appendices provide no protection against overflow; therefore, the design engineer should implement a format that best fits the application.

#### GRAPHICS APPLICATIONS

Operations in graphics applications, such as translation, scaling, or rotation, require matrix manipulations to be performed in a limited amount of time. Therefore, the TMS32010 and TMS32020 processors are ideal for these applications. Graphics applications, such as scaling and rotation of points in a coordinate system, require multiplication of matrices. Translation is typically implemented by addition of two matrices. However, when points are represented in a homogeneous coordinate system, translation can be implemented by multiplication. In a homogeneous coordinate system, a point P(x,y) is represented as P(X,Y,1). This type of coordinate system is desirable since it relates translation with scaling and rotation.

Translation can be defined as the moving of a point or points in a coordinate system from one location to another without rotating. This is accomplished by adding a displacement value  $D_{\rm x}$  to the X coordinate of a point and adding a displacement value  $D_{\rm y}$  to the Y coordinate, thus moving the point from one location to another. Figure 1 shows both addition and multiplication methods of translation and an example of each.

Similar to translation, scaling can be implemented by matrix multiplication. Points can be scaled by multiplying




ADDITION METHOD  $[X_{NEW} \ Y_{NEW}] \ = \ [X_{OLD} \ Y_{OLD}] \ + \ [D_x \ D_y]$  where  $D_x \ = \ 5$  and  $D_y \ = \ 1$ 

Figure 1. Translation of Coordinates

each coordinate of a point (or points) by a scaling value  $S_x$  and  $S_y$ . Scaling an object is similar to stretching or shrinking an object. The coordinates of each point that makes up the object are multiplied by a scaling value which scales the object to a larger or smaller scale. Figure 2 shows the scaling of an object from one size to another.

Rotation of the coordinates of a point (or points) about an angle theta can also be accomplished by a matrix multiplication. The following set of equations results with the matrix multiplication required to rotate an object about any angle.




$$\begin{split} & \textbf{X}_{\text{NEW}} = \textbf{r} \cos \left(\Theta + \phi\right) = \textbf{r} \cos \phi \cos \Theta - \textbf{r} \sin \phi \sin \Theta \\ & \textbf{Y}_{\text{NEW}} = \textbf{r} \sin \left(\Theta + \phi\right) = \textbf{r} \cos \phi \sin \Theta + \textbf{r} \sin \phi \cos \Theta \\ & \textbf{X}_{\text{NEW}} = \textbf{X}_{\text{OLD}} \cos \Theta - \textbf{Y}_{\text{OLD}} \sin \Theta \\ & \textbf{Y}_{\text{NEW}} = \textbf{X}_{\text{OLD}} \sin \Theta + \textbf{Y}_{\text{OLD}} \cos \Theta \end{split}$$

M - VOLD and + 10FD co

 $[X_{\mbox{\scriptsize NEW}} \ Y_{\mbox{\scriptsize NEW}} \ 1] \ = \ [X_{\mbox{\scriptsize OLD}} \ Y_{\mbox{\scriptsize OLD}} \ 1] \ \bullet \ \begin{bmatrix} \mbox{\scriptsize cos} \theta & \mbox{\scriptsize sin} \theta & 0 \\ -\mbox{\scriptsize sin} \theta & \mbox{\scriptsize cos} \theta & 0 \\ 0 & 0 & 1 \end{bmatrix}$ 

AFTER SCALING






Figure 2. Scaling From One Size To Another

Figure 3 shows an implementation of these equations to rotate an object 30 degrees about the origin.

Figures 4 and 5 show a segment of straight-line TMS32010 and TMS32020 code, respectively. These programs calculate the coordinate rotation example using a Q12 format. Note that once the matrices are loaded into memory, the procssors can calculate the results in 5.4 microseconds. The segment of TMS32020 code in Figure 5 implements the MAC instruction. For small matrices, the MAC instruction in conjunction with the RPT instruction gains little due to the overhead timing of the MAC instruction. However, for larger matrices, this method is most efficient since the MAC instruction becomes single-cycle in the repeat mode. For applications that only require translation, scaling, or rotation of coordinates, straight-line code as in Figures 4 and 5 is more efficient than the larger programs in the appendices.




Figure 3. Implementation of Rotation Matrix

NO\$IDT	•	32010	FAMILY	MACRO	ASSEMBLE	₹	PC2.1	84.107	09:54		02-25-85 E 0001
0001			******	******	********	+*+	******	*****	*****	****	*****
0002			*								*
0003			*	THIS RO	OUTINE ASS	SUN	MES THE	INPUTS	ARE IN G	12.	*
0004									THE ROTA		*
0005			*	MATRIX	CHOMOGENE	EOU	JS COORI	DINATES	), ENTERE	D BY	*
0006			*	COLUMNS	. THE LAS	9Т	THREE	INPUTS	SHOULD BE	THE	*
0007					AND Y COOP						*
0008			*								*
0009			****	*****	*****	+++	*****	****	*****	***	****
0010	0000	6E00	ROTATE	LDPK	0						
0011		0000		EQU	12						
0012	0001	6880		LARP							
0013	0002	7000		LARK	ARO,O	*	POINT (	AT BEGI	NNING OF	ROTA	TION MATRIX
0014											COORDINATES
0015	0004	40A8			*+,PA0	*	INPUT I	ROTATIO	ON MATRIX	AND	OLD
0016				IN		*	COORDIN	NATES.			
0017				TNI	*+,PA0						
0018	0007	40A8		IN	*+,PA0						
0019				IN	*+,PA0						
0020				IN	*+,PA0						
0021				IN							
0022		40A8		IN	*+,PA0						
0023		40A8		IN IN	*+,PA0						
0024				IN	*+,PA0						
0025				IN	*+,PA0						
0026				IN	*+,PA0						
		7F89		ZAC		*	CLEAR	ACCUMUL	ATOR.		
0028				LARK							
0029				L.T	*+,1	*	CALCUL	ATE NEW	V X COORDI	NATE	•
0030				MPY	*+,0						
0031				LTA	*+,1						
0032				MPY	*+,0						
0033				LTA	*+,1						
0034				MPY	*+,0						
0035											
0036					,	*	CONVER	T TO Q1	L2 AND OUT	PUT	RESULT.
0037	001A	480C		OUT	ANS, PAO						

Figure 4. TMS32010 Code for Rotation

```
ZAC
0038 001B 7F89
                   ZAC
LARK
LT
MPY
LTA
MPY
LTA
MPY
APAC
SACH
0039 001C 7109
                                AR1,9 * CALCULATE NEW Y COORDINATES.
0040 001D 6AA1
                                 *+,1
0041 001E 6DA0
                                *+,0
                                *+, 1
0042 001F 6CA1
0043 0020 6DA0
                                *+,0
0044 0021 6CA1
                                *+, 1
0045 0022 6DA0
                                *+.0
0046 0023 7F8F
0047 0024 5000
                                ANS[4 * CONVERT TO 012 AND OUTPUT RESULT.
0048 0025 4800
                       OUT
                                ANS, PAO
0049 0026 7F89
                   ZAU
LARK
LT
MPY
LTA
MPY
LTA
MPY
                       ZAC
0050 0027 7109
                                AR1,9
                                        * FINISH HOMOGENEOUS MATRIX.
                                *+,1
0051 0028 6AA1
 0052 0029 6DA0
                                 *+,0
0053 002A 6CA1
                                 *+,1
0054 002B 6DA0
                                 *+,0
 0055 002C 6CA1
                                *+,1
 0056 002D 6DA0
                                 *+,0
 0057 002E 7F8F
                       AFAC
                                ANS,4
 0058 002F 5C0C
                        SACH
 0059 0030 4800
                         OUT
                                ANS, PAO
0060 0031 7F8D
                         RET
NO ERRORS, NO WARNINGS
```

Figure 4. TMS32010 Code for Rotation (Concluded)

NOSIDI		32020	FAMIL!	MACRO	ASSEMBLER	PC	0.7	84.348	16:07:15 PAG	02-25-85 E 0001
0001			*****	*****	*****	**	***	*****	******	******
0002			*							*
0003			*	THIS RO	HITTHE ASSIME	79 1	тиг	INDUTS	ARE IN 012.	*
0004				THE ELE	ST NINE INPI	ITS:	SHO	HILD BE	THE ROTATION	
0005			*	MATRIY	CHOMOGENEOUS	3.0	anno	INATES	) FUTERED BY	*
0006			*	COLUMNS	THE LAST 3	rHR	EE I	NPHTS	THE ROTATION ), ENTERED BY SHOULD BE THE	*
0007			*		ND Y COORDIN					*
0008			*	J	1 000					*
0009			*****	*****	******	**	***	*****	*****	******
	0000	5589	ROTATE	LARP	1	*	USE	AUXIL	IARY REGISTER	1.
0011		000C	ANS	EQU	12					
0012	0001	CAGO		ZAC		*	INI	TIALIZ	E ACCUMULATOR	
0013	0002	C806		LDPK	6					
0014	0003	D100		LRLK	AR1,>300	*	LOA	D ROTA	TION MATRIX I	NTO Bl.
	0004	0300								
0015	0005	CB08		RPTK	8					
0016	0006	8040		IN	*+,PA0					
0017	0007	D100		LRLK	AR1,>200	*	LOA	D COOR	DINATES INTO	BLOCK BO.
	0008	0200								
0018	0009	CBO2		RPTK	2					
0019	A000	80 <b>A</b> 0		IN	*+,PA0					
0020	000B	CEO5		CNFP		*	CON	FIGURE	BO AS PROGRA	M MEMORY.
0021	0000	A000		MPYK	>0	*	CLE	AR P R	EGISTER.	
0022	OOOD	D100		LRLK	AR1,>300					
		0300								
	000F			RPTK	2					
9024	0010			MAC	>FF00,*+	*	CAL	CULATE	THE NEW X CO	ORDINATE.
		FF00								
		CE15		APAC						
	0013			SACH	ANS,4					
	0014			OUT					W X COORDINAT	Ε.
	0015			MPYK	>0	*	CLE	CAR P R	EGISTER.	
		CAOO		ZAC	_					
	0017			RPTK	2					*** ***
0031		5DAO		MAC	>FF00,*+	*	CAL	CULATE	NEW Y COORDI	NA!E.
		FFOO								
		CE15		APAC	100					
	001B			SACH	ANS,4		0111		W W 00005TUAM	
	001C			OUT	,				W Y COORDINAT EGISTER.	E.
		A000 CA00		MPYK ZAC	>0	*	CDE	M T NAS	FOIDIEK.	
					2					
	001F	5DA0		RPTK MAC			RI.	nen no	MOGENEOUS MAT	D T Y
0038		FFOO		uno	ZEEUO, OT	•	EIF	no no	MOJEREOUS NAI	N.A.
00.29		CE15		APAC						
		6C0C		SACH	ANS,4					
		EOOC		OUT	ANS,PAO					
		CE26		RET						
		NO WAI	RNINGS							
	,									

Figure 5. TMS32020 Code for Rotation

To combine translation, scaling, and rotation, a more general matrix can be implemented.

# GENERAL MATRIX FOR TWO-DIMENSIONAL SYSTEMS

_		-
r <sub>11</sub>	r <sub>12</sub>	0
r <sub>21</sub>	r <sub>22</sub>	0
t <sub>x</sub>	ty	1

The upper  $2 \times 2$  matrix is a combination rotation matrix and scaling matrix. The  $t_x$  and  $t_y$  values are the translation values. A three-dimensional general matrix can be developed similar to the two-dimensional translation, scaling, and rotation matrix.

# GENERAL MATRIX FOR THREE-DIMENSIONAL SYSTEMS

$\begin{bmatrix} r_{11} \\ r_{21} \\ r_{31} \\ t_X \end{bmatrix}$	r <sub>12</sub>	r <sub>13</sub>	ο٦
r <sub>21</sub>	r <sub>22</sub>	r <sub>23</sub>	ő
г31	r <sub>32</sub>	r33	0
L t <sub>x</sub>	t <sub>y</sub>	t <sub>z</sub>	0 1

# IMPLEMENTATION OF THE MATRIX MULTIPLICATION ALGORITHM FOR THE TMS32010

The implementation of the algorithm for the TMS32010 shown in Figure 6 assumes that the two matrices to be multiplied together are of size  $M \times N$  and  $N \times P$ . Three major




Figure 6. TMS32010 Flowchart




Figure 7. TMS32020 Flowchart

loops are included to multiply the two matrices. The outside loop control is labeled MCOUNT since it controls which row in the A matrix is being referenced during the multiplication. The secondary loop control is labeled PCOUNT because it counts how many columns in the B matrix have been processed. The inside loop control is labeled NCOUNT since it controls the multiplication of the values in the A matrix with the values in the B matrix.

# IMPLEMENTATION OF THE MATRIX MULTIPLICATION ALGORITHM FOR THE TMS32020

The implementation of the algorithm for the TMS32020 is somewhat different since its advanced instruction set allows for a more efficient method of computing matrix multiplication. The TMS32020 version in Figure 7 also assumes that the two matrices to be multiplied are of size  $M \times N$  and  $N \times P$ . This program takes a row of the A matrix,

loads it into block B0 of data memory, and then multiplies this row by all columns in the B matrix. The TMS32020 continues this process until all the rows in the A matrix have been multiplied by all the columns in the B matrix. The TMS32020 version is similar to the TMS32010 in that the A matrix must be entered by rows and the B matrix by columns. This allows for a faster execution time. Figure 7 shows the basic implementation of the matrix multiplication algorithm that the TMS32020 uses to multiply two matrices.

Since the programs in the appendices treat the matrices differently, a memory map is included to help in understanding the two versions. Figure 8 shows how the matrices should look in memory after they have been entered. Note that for the TMS32020 version, the A matrix values reside in program memory since the CNFP (configure as program memory) instruction was implemented. Note also that only one row of the A matrix is in this block since the program enters one row at a time.

For the following matrices,

$$A = \begin{bmatrix} a_{11} & a_{12} \\ a_{21} & a_{22} \end{bmatrix} B = \begin{bmatrix} b_{11} & b_{12} & b_{13} \\ b_{21} & b_{22} & b_{23} \end{bmatrix}$$

the memory would be configured in this manner for the TMS32010 and TMS32020.

TMS3	2010		TMS	32020	
DATA M	EMORY	DATA MI	EMORY	PROGRAM	MEMORY
LOCATION (IN HEX)	VALUE	LOCATION (IN HEX)	VALUE	LOCATION (IN HEX)	VALUE
>00F	a <sub>11</sub>	>308	b <sub>11</sub>	>FF00	a <sub>i1</sub>
>010	a <sub>12</sub>	>309	b <sub>21</sub>	>FF01	a <sub>i2</sub>
>011	a <sub>21</sub>	>30A	b <sub>12</sub>		
>012	a <sub>22</sub>	>30B	b <sub>22</sub>		
>013	b <sub>11</sub>	>30C	b <sub>13</sub>		
>014	b <sub>21</sub>	>30D	b <sub>23</sub>		
>015	b <sub>12</sub>				
>016	b <sub>22</sub>				
>017	b <sub>13</sub>				
>018	b <sub>23</sub>				

Figure 8. Memory Maps

# **SUMMARY**

The TMS32010 and TMS32020 processors can be used to multiply large matrices efficiently. A brief review of matrix multiplication has been given to assist in the understanding of fundamental matrix multiplication. Three examples of graphics applications have been presented since these applications often require multiplication of matrices.

The TMS320 family has the power and flexibility to cost-effectively implement a wide range of high-speed graphics, numerical analysis, digital signal processing, and

control applications. Since the TMS32010 and TMS32020 combine the flexibility of a high-speed controller with the numerical capability of an array processor, a new approach to applications such as graphics can now be considered.

#### REFERENCES

- J.D. Foley and A. Van Dam, Fundamentals of Interactive Commputer Graphics, Addison-Wesley Publishing Company, Inc. (1982).
- S.D. Conte and Carl de Boor, Elementary Numerical Analysis, McGraw-Hill, Inc. (1980).

# Appendix A

```
NO$IDT
          32010 FAMILY MACRO ASSEMBLER PC2.1 84.107 10:03:42 02-25-85
                                                             PAGE 0001
0001
                0002
                   ALL INPUTS AND OUTPUTS FOR THIS PROGRAM SHOULD *
0003
                   BE OR ARE IN Q12 FORMAT EXCEPT FOR THE M. N.
 0004
                  AND P INPUTS, WHICH SHOULD BE QO.
0005
                ****************
 0006 0000
                     AORG
                             0
 0007
          0000 M
                      EQU
                              >0
 8000
          0001
               Ν
                      EQU
                              >1
0009
          0002 P
                      EQU
                              >2
0010
         0003 C1
                      FOH
                              >3
0011
         0004 C2
                      EQU
                             >4
0012
         0005 C3
                      EQU
                              >5
0013
         0006 ANS
                      EQU
                              >A
0014
               ADIS
         0007
                      EQU
                              >7
0015
         0008 BDIS
                      EQU
                              >8
0016
         0009 CDIS
                      FOU
                              59
0017
         000A TEMP
                      EQU
                             ≥A
0018
         OOOB COI
                      EQU
                              >B
0019
         000C COS
                      EQU
                             >0
0020
          000D T
                      EQU
                              >D
 0021
          OOOE ONE
                      EQU
                             ⊃E
0022
0023
                * INITIALIZATION
0024
0025 0000 6E00
                      LDPK
0026 0001 6880
                     LARP
0027 0002 7E0F
                     LACK
                             15
 0028 0003 500C
                      SACL
                             COS
0029 0004 500B
                      SACL
                              Т
0030 0005 7E01
                      LACK
                              1
0031 0006 500E
                      SACL
                              ONE
 0032
                * MATRIX A IS M \times N AND MATRIX B IS N \times P.
 0033
               * THESE STATEMENTS READ IN THE SIZES OF
0034
0035
               * THE TWO MATRICES.
0036
0037 0007 4000
                              M. PAO
                      IN
0038 0008 4001
                      IN
                              N.PAO
0039 0009 4002
                      IN
                              P.PAO
0040
0041
               * CALCULATE THE LENGTH OF THE A MATRIX AND
 0042
                * STORE THIS VALUE IN ADIS.
0043
 0044 000A 6A00
                      L.T
 0045 000B 6D01
                      MPY
 0046 000C 7F8E
                      PAC
 0047 000D 5007
                      SACL
                              ADIS
0048
0049
               * CALCULATE THE LENGTH OF THE B MATRIX AND
0050
                * STORE THIS VALUE IN BDIS.
0051
0052 000E 6A01
                      LT
                              N
0053 000F 6D02
                      MPY
                              р
0054 0010 7F8E
                      PAC
0055 0011 5008
                      SACL
                              BDIS
0056
 0057
                * POINT AT THE END OF THE INITIAL DATA.
0058
0059 0012 3800
                     LAR ARO,COS
```

```
0060
0061
                 * READ THE A MATRIX VALUES INTO DATA RAM.
0062
                 * THIS MATRIX MUST BE ENTERED BY ROWS.
0043
                 * THE MATRIX VALUES WILL BE LOCATED IN
0064
                 * DATA RAM FOLLOWING THE INITIALIZATION
0065
                 * VALUES.
0066
0067 0013 200B
                FST
                        LAC
                                 COL
0068 0014 000E
                        ADD
                                 ONE
0069 0015 500B
                                 COI
                        SACL
0070 0016 4088
                        IN
                                 *,PA0
0071 0017 68A8
                        MAR
                                 *+
0072 0018 2007
                        LAC
                                 ADIS
0073 0019 100B
                        SUB
                                 COL
                                 FST
0074 001A FE00
                        BNZ
     001B 0013
0075
0076
                   RESET COUNTER TO READ IN THE B MATRIX VALUES.
0077
0078 001C 7F89
                        ZAC
                        SACL
0079 001D 500B
                                 COL
0080
0081
                 * READ THE B MATRIX VALUES INTO DATA RAM.
0082
                 * UNLIKE THE A MATRIX, THESE VALUES MUST BE
0083
                 * ENTERED BY COLUMNS. THESE VALUES WILL BE
0084
                 * LOCATED IN DATA RAM FOLLOWING THE A MATRIX VALUES.
0085
8800
0087 001E 200B
                                 COL
                 SND
                        LAC
0088 001F 000E
                        ADD
                                 ONE
0089 0020 500B
                        SACL
                                 COL
0090 0021 4088
                        IN
                                 *,PA0
0091 0022 68A8
                        MAR
0092 0023 2008
                        LAC
                                 BDIS
0093 0024 100B
                        SUB
                                 COL
0094 0025 FE00
                                 SND
                        BNZ
     0026 001E
0095
0096
                   MORE INITIALIZATION
0097
0098 0027 200D
                        LAC
                                 т
                         SUB
0099 0028 1001
                                 Ν
0100 0029 5003
                         SACL
                                 01
                        LAC
                                 Т
0101 002A 200D
0102 002B 0007
                         ADD
                                 ADIS
0103 002C 500D
                         SACL
                                 Т
0104 002D 1001
                         SUB
                                 N
0105 002E 5007
                         SACL
                                 ADIS
0106
0107
                 * CALCULATE A × B
0108
0109
0110
0111
0112
                                        Ν.
0113
0114
0115
                   OUTPUT(ij)
                                          A(ik) \times B(kj)
0116
0117
0118
0119
                                      \nu = 1
0120
0121 002F 2003
                         LAC
                                 01
0122 0030 0001
                         ADD
                                 N
```

```
0123 0031 5003
                        SACL
                                C1
 0124 0032 6881
                        LARP
 0125 0033 390D
                        LAR
                                 AR1,T
 0126 0034 6880
                        LARP
                                0
 0127 0035 7F89
                        ZAC
 0128 0036 5004
                        SACL
                                C2
 0129 0037 2004
                        LAC
                                C2
 0130 0038 000E
                        ADD
                                ONE
 0131 0039 5004
                        SACL
                                C2
 0132 003A 3803
                        LAR
                                ARO, C1
 0133 003B 7F89
                        ZAC
0134 0030 5006
                        SACL
                                ANS
0135 003D 5005
                        SACL
                                03
 0136 003E 2005 TH
                        LAC
                                C3
 0137 003F 000E
                        ADD
                                 ONE
 0138 0040 5005
                        SACL
                                03
 0139 0041 6506
                     ZALH
                                ANS
 0140 0042 6AA1
                        LT
                                 *+ AR1
 0141 0043 6DA0
                        MPY
                                *+, AR0
0142 0044 7F8F
                        APAC
0143 0045 5806
                        SACH
                                ANS
 0144 0046 2005
                        LAC
                                03
 0145 0047 1001
                        SUB
 0146 0048 FE00
                        BNZ
                                 TH
     0049 003E
 0147
 0148
                 * LOAD ACCUMULATOR WITH HIGH WORD OF 024 RESULT.
 0149
                 * LEFT-SHIFT FOUR TO CONVERT TO Q12.
 0150
                 * NOTE THAT ONLY THE 12 MSB'S ARE SIGNIFICANT.
0151
 0152 004A 2406
                                 ANS, 4
                        LAC
 0153 004B 5006
                        SACL
                                 ANS
 0154 004C 4806
                        OUT
                                 ANS, PAO
0155 004D 2004
                        LAC
                                 C2
0156 004E 1002
                        SUB
                                 Р
 0157 004F FE00
                        BNZ
                                SN
      0050 0037
 0158 0051 2003
                        LAC
                                 C1
 0159 0052 1007
                        SUB
                                 ADIS
 0160 0053 FE00
                        BNZ
                                FS
      0054 002F
 0161 0055 F900 QUIT
                        В
                                QUIT
      0056 0055
NO ERRORS, NO WARNINGS
```

# Appendix B

```
NOSTIT
           32020 FAMILY MACRO ASSEMBLER
                                         PCO.7 84.348
                                                          11:22:01 02-25-85
                                                                PAGE 0001
 0001
                 ********
 0002
                    ALL INPUTS AND OUTPUTS FOR THIS PROGRAM
 0003
                    SHOULD BE OR ARE IN 012 FORMAT EXCEPT
 0004
                    FOR THE M. N. AND P. WHICH SHOULD BE GO.
 0005
                 ********
 0006 0020
                       AORG
                               32
 0007
          0000
                        EQU
                               >0
 0008
           0001
                       EQU
                 N
                               >1
 0009
           0002
                 Ρ
                       EQU
                               >2
 0010
           0003
                 ANS
                       EQU
                                >3
 0011
          0004
                 BDM1
                       EQU
                               > 4
 0012
          0005
                 ONE
                       EQU
                               >5
 0013
           0006
                 NM1
                       EQU
                               >6
 0014
           0007
                 PM1
                       EQU
                               >7
 0015
 0016
                  INITIALIZATION
 0017
 0018 0020 080%
                       LDPK
 0019 0021 D100
                       LRLK
                               AR1,>300
      0022 0300
 0020 0023 5589
                       LARP
                                1
 0021 0024 CA01
                       LACK
                               >1
 0022 0025 6005
                        SACL
                               ONE
 0023
 0024
                 * READ SIZES OF MATRICES.
 0025
 0026 0026 CB02
                        RPTK
 0027 0027 80A0
                               *+,PA0
                        TN
 0028
 0029
                  MORE INITIALIZATION
0030
0031 0028 2001
                       LAC
0032 0029 0005
                       ADD
                               ONE
0033 002A 6001
                        SACL
                               M
0034 002B 2000
                       LAC
                               N
 0035 0020 1005
                       SUB
                               ONE
 0036 002D 6006
                       SACL
                               NM1
 0037 002E 3000
                       LT
                               N
 0038 002F 3802
                       MEY
                               p
 0039 0030 CE14
                       PAC
 0040 0031 1005
                       SUB
                               ONE
 0041 0032 6004
                       SACL
                               BDM1
 0042 0033 2002
                       LAC
 9043 0034 1005
                       SHB
                               CIME
 0044 0035 6007
                       SACL
                               PM1
0045
0046
                 * READ IN THE B MATRIX.
0047
0048 0036 D100
                       LRLK
                               AR1.>308
     0037 0308
 0049 0038 4B04
                       RPT
                               BDM1
0050 0039 80A0
                       IN
                               *+, PA0
 0051 003A 2001
                 CALLER LAC
 0052 003B 1005
                       SUB
                               ONE
 0053 0030 6001
                        SACL
                               м
 0054 003D F680
                       ΒZ
                               OT
      003E 0052
 0055
 0056
                 * CALL ROUTINE TO READ IN A ROW
```

```
* OF THE A MATRIX.
 0057
 0058
 0059 003F FE80
                         CALL
                                  10
      0040 0053
 0060 0041 D100
                                 AR1,>308
                         LRLK
      0042 0308
 0061 0043 5589
                         LARP
 0062 0044 3007
                         LAR
                                  ARO, PM1
 0063
                   CLEAR ACCUMULATOR AND P REGISTER.
 0064
 0065
 0066 0045 A000
                  MUL
                         MPYK
                                  O
 0067 0046 CA00
                         ZAC
 8800
 0069
                   MULTIPLY A ROW BY A COLUMN.
 0070
                         RPT
 0071 0047 4B06
                                  NM1
                                  >FF00,*+
 0072 0048 5DA0
                         MAC
      0049 FF00
 0073 004A CE15
                         APAC
 0074
 0075
                   OUTPUT RESULT.
 0076
 0077 004B 6003
                         SACH
                                  ANS, 4
 0078 004C E003
                         OUT
                                  ANS, PAO
 0079 004D 5588
                         LARP
                                  o
 0080
 0081
                    CHECK TO SEE IF ALL COLUMNS HAVE BEEN PROCESSED.
 0082
 0083 004E FB99
                         BANZ
                                  MUL. *- , 1
      004F 0045
 0084
 0085
                         GO GET NEXT ROW.
 0086
 0087 0050 FF80
                         В
                                  CALLER
      0051 003A
 0088 0052 CE1F
                  QT
                         IDLE
 0089 0053 CE04
                         CNFD
                  10
 0090 0054 5589
                         LARP
 0091 0055 D100
                         LRLK
                                  AR1,>200
      0056 0200
 0092 0057 4B06
                         RPT
                                  NM1
                                  *+,PA0
 0093 0058 80A0
                         IN
 0094 0059 CE05
                         CNEE
 0095 005A CE26
                         RET
NO ERRORS, NO WARNINGS
```

# 10. Interfacing to Asynchronous Inputs with the TMS32010

Jon Bradley
Digital Signal Processing - Semiconductor Group
Texas Instruments

# INTRODUCTION

Interrupt  $(\overline{INT})$ , reset  $(\overline{RS})$ , and branch on I/O  $(\overline{BIO})$  are inputs to the TMS32010 microprocessor that are typically provided from asynchronous sources within a system. These three inputs are subject to certain considerations in addition to those relevant to signals that are synchronized to TMS32010 operation. Observing these considerations is important to insure reliable operation of these three input functions.

# INTERRUPT AND BIO INPUTS

Interrupt  $(\overline{INT})$  and  $\overline{BIO}$  are the two inputs on which synchronization is most important.

The  $\overline{BIO}$  input provides a convenient approach to implementing polled I/O on the TMS32010. BIO, unlike INT, is not latched internally, so the state of the  $\overline{BIO}$  input must be maintained while the BIOZ instruction is executing. The previous state of  $\overline{BIO}$  is irrelevant. When properly synchronized to CLKOUT,  $\overline{BIO}$  is recognized by the TMS32010 on the next CLKOUT cycle. It should also be noted that the cycle during which  $\overline{BIO}$  is sampled by the BIOZ instruction is the first of the two cycles that it takes BIOZ to execute.


Several aspects of interrupt operation are important for proper implementation of the interrupt function within a system. These fall into three basic categories:

- 1. Interrupt and input synchronization
- 2. Internal interrupt control logic
- 3. Interrupt programming.

# Interrupt and BIO Input Synchronization

Synchronization of the interrupt and BIO inputs is absolutely critical in maintaining proper operation of these functions. This must be accomplished externally since the TMS32010 does not contain the necessary synchronizing logic. This requirement results from the fact that these inputs are sampled within the TMS32010 on the falling edge of CLKOUT. If the input level is changing at this point, the internal circuitry may receive an invalid logic level, causing unpredictable operation. Specifically, the input must be at a stable, valid logic level at least 50 ns before the falling edge of the CLKOUT signal, and must remain stable for at least one full CLKOUT cycle (200 ns for a 20-MHz TMS32010). These timing relationships are shown graphically in Figure 1.


The issue of synchronization has been addressed at length in numerous publications, <sup>1</sup> so details of the subject are not presented here. It can be shown that adequate synchronization for the TMS32010 may be accomplished by simply passing the interrupt input through a sufficiently fast




NOTE: Timing measurements are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V.

Figure 1. Input Timing Relationships

positive edge-triggered flip-flop clocked by CLKOUT. The flip-flop used must have a clock-rising to output-valid delay of no more than 15 ns. Examples of circuits that accomplish input synchronization using a flip-flop are shown in Figure 2.



# a. INT Synchronization Circuit



b. BIO Synchronization Circuit

Figure 2. Sample Input Synchronization Circuits

All further references to the interrupt or BIO functions in this application report assume that this synchronization has been provided. These functions should never be implemented without synchronization; behavior of

unsynchronized inputs is unpredictable and not guaranteed. For example, the interrupt input signal travels through two different paths with unequal propagation delays. If asynchronous interrupts are allowed, interrupts may become disabled before an interrupt can be accepted. Since the pending interrupt is not accepted, the interrupt service routine is not executed. Therefore, probably no EINT instruction will be executed, since this instruction is unlikely to be included in normal program flow and interrupts will remain disabled unless the system is reset.

# **Internal Interrupt Control Logic**

The interrupt input on the TMS32010 is both edge and level triggered, i.e., a low-going pulse on the interrupt input can generate an interrupt (provided the pulse is at least as long as one CLKOUT cycle). However, if the interrupt input goes low and remains low, the interrupt will remain pending until the input goes high and the interrupt is cleared

(see Figure 3). This results in several distinct situations which can occur with respect to how interrupts are serviced. Three specific cases are presented for illustration.

In the first case, shown in Figure 4, a low pulse occurs on the interrupt input. The falling edge of this pulse causes IFLAG to be set to one, resulting in IREQ and IACT going high (since INTM is high). Then, when the INT input returns to a one, IFLAG (and therefore, IREQ and IACT) remain high until the interrupt is accepted (according to the rules described in the next section). When the interrupt is accepted, the interrupt service routine is entered, and the IACK signal is pulsed, which disables the interrupt by setting the INTM bit. At the end of the interrupt service routine, interrupts are enabled using the EINT instruction, which clears the INTM bit. The important point in this case is that, once the interrupt input goes high and the IFLAG flip-flop is cleared, control returns directly to the mainline program following the interrupt service routine.




Figure 3. Internal Interrupt Control Logic




Figure 4. Pulse-Triggered Interrupt

In the second case, INT goes low and stays low for an indefinite period (see Figure 5). Here IFLAG is set to one, and IREQ and IACT go high as they did in the case of a pulsed interrupt. However, when the interrupt service routine is entered and the IACK pulse is generated, IFLAG is cleared, but IREO remains high since INT is still low.

The result of this is that, when interrupts are reenabled at the end of the interrupt service routine, the interrupt will be accepted again, and the interrupt routine will be reentered without returning to the mainline program. This will continue until the interrupt is removed.




Figure 5. Level-Triggered Interrupt

The third case is a situation where, after a pulse has occurred on  $\overline{\text{INT}}$  and the normal interrupt processing has begun, another interrupt occurs before servicing of the first interrupt is complete (see Figure 6). It is evident from the timing diagram that, once the first interrupt is cleared by the

IACK pulse, another  $\overline{\text{INT}}$  pulse may cause a second interrupt to become pending. This interrupt will be serviced immediately following the return from the first interrupt service routine (the mainline program will not be reentered until the second interrupt is serviced).




Figure 6. Multiple-Pulse Interrupts

The following general rule describes all of these situations: An interrupt may be generated either by the falling edge of a low-going pulse or by a low level on the  $\overline{INT}$  input. It should be noted that this is distinctly different from many other types of systems in which an actual edge is required to produce an interrupt, and a level alone has no effect. Level triggering is provided on the TMS32010 in order to allow multiple external devices to interrupt the processor and be handled in a polled fashion.

#### Interrupt Programming

From a software standpoint, operation of interrupts on the TMS32010 is quite straightforward and very similar to interrupts on most other microprocessors, with only two exceptions.

Interrupt operation in general can be characterized by the following rules:

- If an interrupt occurs while interrupts are enabled, it is accepted following completion of the instruction currently executing, even if the current instruction is a multicycle instruction.
- If an interrupt occurs while interrupts are disabled, the interrupt remains pending and will be accepted as soon as interrupts are enabled, unless cleared in the meantime.
- Pending interrupts are cleared by RS or by entry into the interrupt service routine unless INT has remained low.

Table I shows a summary of interrupt operation depending upon the circumstances under which the interrupt occurred. It should be emphasized that, although it may not be immediately obvious, most of these cases are a direct consequence of standard interrupt processing. The two exceptions to the general rules are those marked with an asterisk.

As an example of standard interrupt processing, consider the situation in which interrupts are enabled, and an interrupt occurs during the execution of a DINT (disable interrupts) instruction. Even though interrupts are enabled, the general rules state that an interrupt will not be accepted until the execution of the current instruction is completed. In this case, since the completion of this instruction results in interrupts being disabled, the interrupt will not be accepted.

Also, it should be noted that, even though some instructions take more than one cycle to execute, interrupt acceptance will always be delayed until the instruction has fully completed execution.

The first of the two exceptions to the general rules is the situation in which interrupts are enabled and an interrupt occurs during an MPY (or an MPYK) instruction. In this case, acceptance of the interrupt is delayed one more instruction cycle, until after the instruction following the MPY(K) has been executed. The reason for this is that the contents of the P Register (the results of the multiply) are very difficult to recreate. Delaying acceptance of interrupts an additional cycle guarantees that the program may safely store the results of the operation before trapping into the interrupt service routine, which might alter the contents of the P Register. (Thus, the user would normally code an instruction which stores the P Register into the accumulator immediately following a multiply instruction if interrupts are present in the system). However, if the interrupt service routine does not require the use of the P Register, it is not necessary that its contents be stored.

The second exception to the general rules occurs in the situation where interrupts are disabled (such as in an interrupt service routine), and an interrupt occurs during the execution of an EINT (enable interrupts) instruction. Here also, acceptance of the interrupt is delayed one additional instruction cycle, until after the instruction following the EINT has been executed. The reason for this is that, if the RET

Table 1. Interrupt Operation in Software

If Interrupt Occurs:	And Interrupts Are:					
ii interrupt Occurs:	Enabled	Disabled				
During DINT	The interrupt is ignored (but remains pending until cleared or an EINT is executed)	The interrupt is ignored (but remains pending until cleared or an EINT is executed)				
During EINT	The interrupt is accepted after the EINT is executed	*The instruction following the EINT is com- pleted and then the interrupt is accepted (unless the instruction is a DINT)				
During MPY or MPYK	*The instruction following the MPY(K) is com- pleted and then the interrupt is accepted (unless the instruction is a DINT)	The interrupt is ignored (but remains pending until cleared or an EINT is executed)				
During any other instruction	The interrupt is accepted after the instruction executes (even if the instruction is multicycle)	The interrupt is ignored (but remains pending until cleared or an EINT is executed)				

Exception to standard interrupt servicing

instruction normally following an EINT in an interrupt service routine is not allowed to execute before another interrupt is accepted, a stack overflow can eventually result, destroying return linkage to the mainline program.

In these two exceptions to the general rules, note that if the instruction following an EINT (or MPY or MPYK) instruction is a DINT instruction, the interrupt will not be accepted.

The following sequence of instructions illustrates a combination of several of these concepts:

DINT
EINT
MPY VAL1
MPY VAL2
MPYK CONST


An interrupt occurring at any point during this sequence of instructions would never be accepted (at least during this sequence). It would, however, remain pending until cleared or accepted in a later section of code following an EINT. The reasons for this are as follows: if the interrupt occurred during the DINT, it would wait until the instruction had executed before being considered for acceptance. Since the completion of this instruction results in interrupts being disabled, it would not be accepted at this point. If the interrupt occurred during the EINT or was still pending at this

time, interrupts would still be disabled, and the interrupt would be ignored. After the EINT had executed (because of the two exceptions to the general rules), all of the multiplies would be executed. Then finally, after the MPYK, the DINT would also be executed (since it follows a multiply instruction) and would disable interrupts again.

# RS INPUT

 $\overline{RS}$  serves as the master reset for the TMS32010. Asynchronous inputs may be used on  $\overline{RS}$  since this input is provided with an internal synchronizer circuit. However, if it is necessary to maintain synchronization of program execution to the reset input, the 50-ns setup time between  $\overline{RS}$  and CLKOUT must be observed. This may be required, for example, when multiple TMS32010s are used concurrently in a system. Figure 7 shows the timing of the  $\overline{RS}$  input.

It should be noted that reset should only be used to perform system initialization-type functions (such as would be used after powerup). Reset cannot be used to perform hold or interrupt functions, since it does not preserve any linkage to the previous program environment. Also, the state of the internal logic (including data RAM, status and general-purpose registers, accumulator contents, etc.) is not predictable after reset; once  $\overline{\rm RS}$  is driven low and then high, the results are simply that interrupts are disabled, the interrupt flag is cleared, and program execution is forced to location zero.



NOTE: Timing measurements are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V.

Figure 7. RS Input Timing

# **SUMMARY**

Adherence to the basic considerations described in this application report regarding these three inputs provides efficient and reliable system operation. Briefly restated, these considerations are as follows:

- 1. The interrupt and BIO inputs must be synchronized.
- Interrupts are either level or edge triggered, and function according to standard interrupt processing, except for the special cases of the EINT, MPY, and MPYK instructions.
- On the RS input, no synchronization is required, except in cases where precise timing immediately following reset is necessary.

#### REFERENCE

 Stoll, Peter A., "How To Avoid Synchronization Problems," VLSI DESIGN, November/December 1982, pp. 56-59.

## 11. Interfacing External Memory to the TMS32010

Jon Bradley
Digital Signal Processing - Semiconductor Group
Texas Instruments

#### INTRODUCTION

External ROM or RAM can be interfaced to the memory bus of the TMS32010 microprocessor in applications that require additional RAM or program memory.

The purpose of this application report is to describe two basic low-cost methods for expanding the TMS32010's memory configuration:

- 1. Direct expansion, utilizing a standard memory cycle for memory access
- Extended memory interface, utilizing an address (latched using a standard memory cycle) that automatically increments or decrements after each access.

Of the two methods, the first method is very efficient for program and small data memory expansion, whereas the second method is more useful for large data memory expansion.

The design techniques presented here can easily be extended to encompass interface of other devices to the TMS32010. Each of the circuits discussed in this application report has been built and tested to verify its operation.

## RAM/ROM PROGRAM MEMORY EXPANSION

For systems requiring additional program memory or small amounts of external data memory, the direct expansion circuit described in this section provides a straightforward approach.

The TMS32010 program memory can be expanded beyond the 1.5K-word internal capacity in two ways:

- 1. Implementing an additional 2.5K words externally  $(MC/\overline{MP} = 1)$ , or
- 2. Implementing the full 4K-word program memory space externally (MC/ $\overline{\text{MP}}$  = 0).

In either case, the memory is accessed in a single memory cycle and appears no different to the TMS32010 than internal program memory. The circuit described in this section uses the full 4K-word program memory space implemented externally using  $MC/\overline{MP}=0$ . This configuration is useful in applications where, perhaps for cost reasons, using a masked ROM version of the TMS32010 is imporactical.

#### **Design Considerations**

An important consideration in the design of the direct expansion circuit is the desire to minimize chip count in order to reduce cost. This is an important factor in digital signal processing (DSP) systems since their cost must compete with that of analog approaches. In this circuit, as little additional logic as possible is used without sacrificing performance.

The memories used in the circuit are chosen to provide minimum chip count using currently available devices. The circuit is configured with half of the address space implemented as RAM and the other half as PROM. The RAMs used are Advanced Micro Devices Am9128-70 2K x 8 static NMOS RAMs, and the PROMs used are Texas Instruments TBP28S166 2K x 8 TTL PROMs. This memory configuration results in a minimum chip count and provides an even mix between RAM and PROM; however, other RAM/ROM mixes may be used. Note that if PROMs or ROMs are the only external memory required in the system, no additional logic is needed since the interface to most of these devices allows direct connection to the TMS32010.

Using RAM as program memory allows downloading into the address space from slower (possibly EPROM) memory or a host system if required, and also allows for communication between program and data memory spaces using the Table Read (TBLR) and Table Write (TBLW) instructions. If internal program ROM and external program RAM are required, the same external memory configuration may be used with MC/MP set to 1. Note that in this case, external RAM located at addresses coincident with those of the internal program ROM cannot be used without some modification of the address decoding scheme.

#### **Functional Description**

The direct memory expansion circuit, shown in Figure 1, consists of the four memory chips, a set of address bus buffers, and logic that controls the address bus buffers and enables the memories' three-state outputs.

The 2K words of PROM are located at addresses 0-7FF, preventing any conflict with I/O ports if present in the system, and RAM is located at addresses 800-FFF. PROM or RAM is selected on the basis of the most significant address line using a single inverter (U8:8.9).

#### **Circuit Operation**

Read operations are performed from the PROM/RAM memory space either during opcode or operand fetches or during TBLR instructions. Write operations occur to RAM only during TBLW instructions; write operations to PROM have no effect on the circuit.

The TMS32010 initiates a read operation from either the RAM (U2,3) or the PROM (U4,5) by presenting an address and driving  $\overline{\text{MEN}}$  low (see Figure 2). Since the control line to the address latches (buffered  $\overline{\text{WE}}$ ) is high, these latches (U6,7) are transparent, and the address is presented to the memories after a short propagation delay. After the memory-access time delay, data is available internally but is not driven out of the chip since the memories' three-state outputs (controlled by  $\overline{\text{RDEN}}$ ) are not enabled  $\overline{\text{RDEN}}$  is generated so that the memories' outputs are not enabled on a read operation until CLKOUT goes high. This




Figure 1. Direct Memory Expansion Circuit

ensures that with fast memories, if MEN occurs early, a data bus conflict will not occur when the read follows a write operation. MEN can be used directly to control the output drivers of the memories if it can be guaranteed that the memory will not drive the data bus immediately following a write operation or if buffers are used on the data bus. Buffers are not used in this design in order to minimize chip count.

After CLKOUT goes high, the memory outputs are enabled. The TMS32010 processor's 50-ns read data setup time to CLKOUT falling is met from CLKOUT rising by an 8-ns propagation delay through the 74AS00 NAND gate

(U9) and the memories' 40-ns maximum output turn-on delay (with a 100-ns high portion of CLKOUT). At the end of the cycle, the TMS32010 requires that read data be held at least until CLKOUT falls or  $\overline{\text{MEN}}$  goes high, whichever occurs first. This is guaranteed since  $\overline{\text{RDEN}}$  will not go high until at least one of these signals changes state.

Write operations begin in a similar manner to read operations, with the exception that the  $\overline{WE}$  signal is active instead of  $\overline{MEN}$  (see Figure 3). Since the address buffers are controlled by  $\overline{WEB}$  (buffered  $\overline{WE}$ ), which is high for the first half of the cycle, the buffers are transparent when the address becomes valid. Then, when  $\overline{WEB}$  goes low, the address remains latched until after  $\overline{WE}$  goes high.




Figure 2. Memory Read Timing




Figure 3. Memory Write Timing

The address bus buffers provide the 5-ns address hold time required by the RAMs following  $\overline{WE}$  going high. This hold time is provided by the propagation delay of  $\overline{WE}$  resulting from the two 74ALS04s (U8, 1-4) and the buffer propagation delay. While it is not generally good design practice to rely on propagation delays for timing, in this case the technique can be used to eliminate the need for more cumbersome design approaches, such as delay lines, since the minimum propagation delays for these ALS devices are specified. Note that the address bus buffers are not required if memories with 0-ns write-address hold times (such as the INMOS 4K x 4 devices) are used. These devices are not used here because their organization does not suit the desired configuration of this design.

The remaining memory bus timing requirements for write operations are also easily met by this circuit design. The RAMs require a 30-ns data setup time with respect to  $\overline{WE}$  rising, of which the TMS32010 provides about 80 ns. The data hold time required with respect to  $\overline{WE}$  going high is 5 ns, of which the TMS32010 provides a minimum of 20 ns.

#### EXTENDED MEMORY INTERFACE

If large program memory expansion is required, bank switching techniques can be employed with the direct expansion scheme to allow greater program memory space, some of which can still be used for small segments of data. These segments of data, however, can only be accessed using TBLR/TBLW instructions. For this reason, the direct expansion scheme is quite inefficient when large amounts of external data storage are required.

To implement large data memory expansion, the extended memory interface can be used. With this approach, memory can be accessed in two cycles once an address has been loaded, making this technique preferable to the direct memory expansion scheme for data storage. Note that the primary savings in cycles required to access the memory result from loading the address only once and having this address increment or decrement with each access. Thus, for the most efficient use of this memory, data should be stored sequentially to avoid having to reload an address for each

access. If data is not saved sequentially, four cycles are required for each access, making the direct expansion scheme the preferred approach.

The extended memory interface is more efficient for data storage, but may be used to access instructions even though they cannot be executed directly. Instructions are accessed by using an IN instruction, followed by a TBLW instruction, thereby placing the instruction in program memory. Because the transfer requires a minimum of five cycles, this technique should only be used to store instructions that need to be accessed infrequently. This feature is useful, for example, for implementing downloads from slow memory or a host system.

The extended memory expansion approach may also be used in conjunction with one of the direct memory expansion schemes to expand both program and data memory efficiently.

#### **Design Considerations**

A primary consideration of the extended memory expansion design is to implement an efficient interface to large amounts of data memory. The program interface to this memory uses the I/O ports. These ports are accessed in two cycles, whereas three cycles are required to access program memory via the TBLR/TBLW instructions.

This interface is mapped into three port locations:

- 1. Port 0, which receives the starting address for the memory access
- 2. Port 1, which decrements the address following each access
- 3. Port 2, which increments the address following each access.

#### **Functional Description**

The extended memory interface circuit, shown in Figure 4, contains the minimum amount of logic required to efficiently communicate with larger amounts of memory at relatively high speeds. Due to the nature of the interface, the devices used for the memory space are not required to be as fast as those used in the direct expansion circuit. The devices used are Synertek SY2128-1 4K x 4 NMOS static RAMs, chosen on the basis of their organization and availability. The RAM organization provides a 4K x 16 memory space using only four chips.




Figure 4. Extended Memory Interface Circuit (page 1 of 2)




Figure 4. Extended Memory Interface Circuit (page 2 of 2)

The address used to access these RAMs is derived from a 12-bit up/down counter, implemented using three 74LS169A 4-bit counters (U6-8) cascaded together. An address is loaded into the counters, using an OUT instruction to port address 0. Then, with each access to port 1 or 2, this address is decremented or incremented, respectively.

The logic controlling this interface consists of a 74ALS138 decoder (U12), which decodes the three port addresses and some miscellaneous gating that generates strobe and enable signals (U9-11,13,14).

#### Circuit Operation

The memory in the extended memory interface circuit is accessed using three types of memory cycles:

- 1. An address load cycle
- 2. A read cycle to RAM
- 3. A write cycle to RAM.

Addresses are loaded by writing the desired address to port 0. In order to simplify the design, logic to allow reading of the address counters was not included. Therefore, port 0 should not be read or improper loading of the counters

will occur. Note that although reading port 0 may corrupt the counters' contents, succeeding loads will function properly.

After an address is loaded, each access to either port 1 or 2 decrements or increments, respectively, the memory address after the completion of the cycle. Since the effective address for the next memory cycle becomes valid shortly after the end of the current cycle, the RAMs used can be quite slow. Their speed is limited only by the output enable time, which is generally significantly faster than the address access time. The memories used in this circuit must have an output enable time of no more than 42 ns, but their address access time can be as slow as 150 ns or more. For this reason, less expensive memories can be used.

Figure 5 shows an address load operation. The address presented by the TMS32010 is decoded by the 74ALS138 and some random logic, consisting of AND and OR gates and an inverter, to detect an access to port 0. This decode results in the LOAD and CNTEN signals going active (low). The LOAD signal indicates that this is a load operation, and CNTEN enables the counters. CLK, the clock signal to the

counters (in this case, derived from  $\overline{WE}$ ), goes high at the end of the cycle when both the  $\overline{LOAD}$  and a  $\overline{CNTEN}$  decodes are stable. The rising edge of CLK synchronously clocks the

address from the TMS32010 data lines into the counters. Shortly after the rising edge of CLK, the loaded address is available to the memories at the output of the counters.




Figure 5. Address Load Timing

In a read operation, as shown in Figure 6, the TMS32010 address is decoded to detect a port address in the same manner as in an address load operation. In this case, however, accessing port addresses 1 and 2 results in the  $\overline{CNTEN}$  signal being active and the  $\overline{LOAD}$  signal inactive. In addition, the U/ $\overline{D}$  signal asserts the correct state of the up/down control input to the counters depending on whether the cycle is an incrementing or decrementing access. In an I/O read cycle from the TMS32010, the  $\overline{DEN}$  signal is active, and the interface uses this signal both to enable the memories'

output buffers and to clock the counters at the end of the buffer access. Since inverted  $\overline{DEN}$  is gated with CLKOUT to enable the memories' output buffers, the buffers will not be enabled until CLKOUT goes high. As in the direct memory interface, this feature is included to avoid any bus conflicts that might occur between the TMS32010 and the memories following a write operation. Note that if the system reads other port addresses,  $\overline{DEN}$  must be further gated to ensure that only the accessed port's output buffers are enabled.




Figure 6. RAM Read Timing




Figure 7. RAM Write Timing

The 35-ns output enable time of the SY2128-1 RAMs (U2-5), added to the delay due to the 74AS00 (U15), acceptably meets the 50-ns data setup time required by the TMS32010. At the end of the cycle,  $\overline{\rm DEN}$  going high causes CLK to go high which either increments or decrements the memory address contained in the counters depending on the state of  $U/\overline{\rm D}$ . Thus, the following access is made from the next sequential location.

A write cycle, as shown in Figure 7, occurs in much the same manner as a read cycle. The TMS32010 address is decoded to activate  $\overline{CNTEN}$  and produce the correct state of  $U/\overline{D}$ . At the end of the cycle, when  $\overline{WE}$  goes high, the CLK signal generated from  $\overline{WE}$  strobes the data into the

memories and increments or decrements the address in the counters.

#### **SUMMARY**

Two basic low-cost methods for expanding the TMS32010's memory configuration have been described in this application report. The direct memory expansion scheme provides program and small data memory expansion, and the extended memory interface provides large data memory expansion. The design techniques used in these interfaces may be extended to encompass interface of other devices to the TMS32010.

#### APPENDIX

Pacific Microcircuits Ltd. in British Columbia, Canada, has introduced a peripheral chip to support the TMS32010. The preliminary specification is included in the appendix of this application report to facilitate minimum chip-count design in TMS32010-based systems. In addition to the electrical specification, a schematic for an audio-processor board and an application note for PD32HC01 interrupt handling are provided.

The PD32HC01 is a digital signal processor interface circuit intended for use in voice-band signal processing applications. This CMOS single chip offers an efficient interface between the TMS32010 and external RAM, ROM, and a serial codec (see Figure A-1).

For further information on price, availability, and support, please refer to the list of Pacific Microcircuits Ltd. representatives on the last page of this appendix.




Figure A-1. Voice-Band Signal Processing Interface



### PD32HC01 SIGNAL PROCESSOR INTERFACE for the T.I. TMS32010

Preliminary - September 1985

#### **Features**

- Single-chip solution to TMS32010 interfacing
- Serial Codec port
- Serial Data comm. port
- I/O and Interrupt control
- Decoding for external RAM and ROM memory
- I/O expansion interface
- 2400 Hz bit rate generator
- Low-power CMOS technology

#### Applications


- Voice coders/decoders
- Speech synthesis
- Speech recognition
- Digital telephony
- Data communications
- Digital radio

#### Description


The PD32HC01 is a DIGITAL SIGNAL PROCESSOR INTERFACE circuit, intended for use in voice band signal processing circuits. It provides an optimized interface between the Texas Instruments TMS32010 digital signal processor and external RAM, ROM, and Codec.


#### Package Availability

- 40 Lead DIL Ceramic (PD32HC01C)
- 40 Lead DIL Plastic (PD32HC01E)
- 44 Lead Surface Mounted Plastic (PD32HC01P)



1985 Pacific Microcircuits Ltd.
 1645 140th Street, White Rock, B.C., Canada, V4A 4H1 (604) 536-1886





## PD32HC01 Pin Description

- Dia	N	140	Donate Maria
2in	Name	ΙΛΟ	Description
1-3	A0-A2	inputs	Address bus from processor.
4	INT	Output	Interrupt request to processor. Responds to RXC, TXC, or Codec A/D interrupts.
5	BIO	Output	Polled output port bit to processor. Data source to be polled is specified in the Peripheral Status Register.
6	CLK	Input	4.128 MHz (nominal) clock, derived from processor clock. Drives the bit rate generator and Codec interface timing.
7.8	WP5, RP5	Output	Decoded I/O port write and read pulses for I/O expansion.
9-13	A7-A11	Inputs	Address bus from processor.
14	DRIVE	Output	Output bit controlled from the Peripheral Status Register.
15	SCAN	Input	Input bit selected from the Peripheral Status Register to appear on BIO.
16	RXD	Input	Serial data input. Must be stable on the rising edge of RXC.
	roid	mpac	Selected from the Peripheral Status Register to appear on BIO.
17	RXC	Input	Serial data receive clock. Rising edge retimes RXD, and raises an RX clock interrupt.
18	TXD	Output	Serial data output. Programmed from the Peripheral Status Register. Edges of TXD are synchronized to the rising edge of TXC.
19	TXC	Input	Serial data transmit clock. Rising edge clocks out data onto TXD from the Peripheral Status Register, and raises a TX clock interrupt.
20	v <sub>ss</sub>	Power	Negative supply (ground).
21	BRATE	Output	2400 Hz square wave (CLK / 1720 mask programmable).
22	CCLK	Output	2.064 MHz (nominal) Codec clock.
23	RCTD	Output	Codec framing pulse for Codec synchronization. Codec A/D interrupt occurs 16 CLK cycles after RCTD goes high.
24	RDD	Output	Serial data output to Codec. PCM data is shifted out on the rising edges of the first 8 CCLK cycles after the rising edge of RCTD.
25	TDD	Input	Serial data input from Codec. PCM data is sampled on the first 8 CCLK falling edges after the rising edge of RCTD.
26-33	DO-D7	In/Out	Data bus to chip.
34	RS	Input	Master reset to chip. A low on this input will reset the INT signal, and initalize the bit rate timer. This is a Schmitt trigger input.
35	ROMEN	Output	ROM enable output. This signal goes low during a valid read from memory locations >000 - >F7F (MEN low).
36	RAMEN	Output	
37	WE	Input	Write enable to chip. Goes low for I/O or RAM write operations.
38	DEN	Input	Data enable to chip. Goes low for I/O read operations.
39	FIEN	input	Memory enable to chip. Goes low for ROM or RAM reads.
40	V <sub>DD</sub>	Power	Positive supply (+5 Volts).

#### **Detailed Description**

The PD32HC01 consists of 4 functional blocks: a memory and I/O decoder; I/O, interrupt, and serial data port control; a serial Codec port; and a bit rate generator (see figures. 2 & 3).

#### Memory and I/O Decoder

The memory and I/O decoder segments the 4K word address space of the THS32010 into 3 areas: a 3968 word ROM area inclusive of addresses >F80 to >FFF; and from addresses >XXO to >XXT, an I/O expansion port, an I/O, interrupt, and serial data port control; and a serial Codec port.

#### Memory Decoding

The ROMEN signal is used for selecting external program ROM. It goes low during memory read or table read cycles (MEN low), and the processor address is less than YEO.

The RAMEN signal is used for selecting external data RAM. It goes low during memory read, table read, or table write cycles (MEN or WE low), and the processor address is above \*FF.

#### I/O Expansion Port

The RP5 and WP5 signals are used for I/O port expansion. RP5 goes high during an I/O read cycle from port 5 (DEN low). WP5 goes high during an I/O write cycle to port 5, or a table write cycle to address >XX5 (WE low).

#### I/O, Interrupt, and Serial Data Port

The Program Status Register (PSR) at port location 6 controls the DRIVE and TXD output signals; the INT output operation via the Codec A/D, TX clock, and RX clock interrupt mask bits; and selects inputs to be tested on BIO (interrupt flags; the SCAN input; or the retimed RXD input). The bit encoding of the PSR is shown below:

bit 0: RXMSK , RX clock interrupt mask.
bit 1: TXMSK , TX clock interrupt mask.
bit 2: ADMSK . Codec interrupt mask.

Writing 1's to these bits will mask interrupts from the respective sources, and/or clear posted interrupts. Writing 0's will enable interrupts. By testing for the interrupting source on the  $\overline{\rm BIO}$  line, interrupt vectoring can be managed (see bits 3,4,5 description).

bits 3,4,5: BIO Source Select. These three bits select one of five input sources (interrupt flags or pin inputs) onto the  $\overline{BIO}$  output:

bit 5	bit 4	bit 3	Selected Source
0	0	0	Codec A/D Int. status
0	0	1	TX Clock Int. status
0	1	0	RX Clock Int. status
0	1	1	SCAN bit input
1	Х	Х	Retimed RXD input

Whenever a posted interrupt is selected, BIO will go low. BIO will stay high if the selected interrupt is not posted. When the SCAN input or the retimed RXD input is selected, BIO follows the polarity of the respective signal.

bit6: TXD, the serial data port transmit data bit. This signal is retimed by the rising edge of the TXC clock, and appears on the TXD output pin.

bit 7: DRIVE, a general purpose output pin.

#### Serial Codec Port

The Serial Codec Port consists of 8-bit Transmit and Receive data registers, designed to directly interface to Motorola 14400 series PCM Monochips.


The Transmit Register forms incoming serial data on TDD into 8-bit parallel PCM samples, while the Receive Register forms 8-bit parallel PCM data samples into serial data on RDD. The operation of these registers is controlled by the Codec Timing Generator, which also generates the CCLK, the RCTD, and the internal A/D interrupt signals.

Data written to the Receive Register at I/O port location 3 is inverted, and sent MSB first on the RDD Pin. Data is shifted out on the 5 rising edges of CCLK following the rising edge of RCTD. To prevent Receive Register underflow, data must be available in the Receive Register within 248 CCLK cycles after an A/D interrupt (nominally 120 usec).

Serial PCM data on the TDD pin is inverted, and read into the Transmit Register, MSB first, at I/O port location 3. Data is shifted in on the 8 falling edges of CCLK following the rising edge of RCTD. To prevent Transmit Register overflow, data must be read within 248 CCLK cycles after an A/D interrupt (nominally 120 usec).

#### Bit Rate Generator

The BRATE output signal is nominally a 2400 Hz square wave, derived from the CLK input divided by 1720 (mask programmable). This signal may be used for bit rate generation, TXC or RXC clocking, or real-time interrupts. BRATE is reset wherever the RS signal Is low.



## Address and Input/Output Map 1

Address/ Port#	<b>R/W</b> <sup>2</sup>	Function
>XX3 Port 3	Read <sup>3</sup>	Codec Transmit Register. Valid for 248 CCLK cycles (nominally 120 usec) after an A/D interrupt. This 8-bit register contains the inverted version of the digitized serial PCM signal appearing on $\overline{\text{TDD}}$ . This register can only be read by using a IN from port 3 instruction.
>XX3/ Port 3	Write	Codec Receive Register. Must be valid within 248 CCLK cycles (nominally 120 usec) after an A/D interrupt. Data written to this 8-bit register will be inverted and shifted out on the $\overline{RDD}$ pin. This register can be written using a OUT to port 3 instruction, or by using a TBLW to address >XX3 (address must be less than >F80).
>XX5/ Port 5	Read <sup>3</sup>	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$
>XX5/ Port 5	Write	Output Port Expansion. The WP5 signal will pulse high whenever an OUT to port 5, or TBLW to >XX5 instruction is executed (address must be less than >F80).
>XX6/ Port 6	Write	<b>Program Status Register.</b> This register is used to: Select I/O and interrupt status bits onto the $\overline{BiO}$ pin; mask and reset interrupts; control the DRIVE pin; and to send data on TXD. This register can be written using an OUT to port 6 instruction, or by using a TBLW to address >XX6 (address must be less than >F80).
>000- >77F	Read	Program ROM space. Notice that the I/O space and the ROM space are mapped to overlapping addresses, but are distinguished by the MEN and $\overline{\text{DEN}}$ signals. MEN will go low for valid instruction reads, while $\overline{\text{DEN}}$ will go low for I/O reads.
>780- >7FF	R/W	Data/Program RAM space. For read cycles, MEN goes low; for write cycles WE goes low.

# Notes: 1. When using TBLW to perform Output, many aliases of the I/O port locations exist due to incomplete address decoding. To maintain compatibility with future products, it is recommended that addresses >000 to >007 be used. When using OUT instructions, the TMS32010 always addresses >000 to >007, and the aliases are irrelevant.


- Some I/O addresses are not used. To prevent data corruption, port locations 0, 1, 2, and 4 should not be written with TBLW or QUT.
- The I/O read locations can only be accessed with a TMS32010 IN instruction. The actual address locations are shown, however, for applications using other than the TMS32010 processor.

Recommended operating conditions $\bullet$ $V_{SS} = 0$ Volts						
<u>Parametar</u> Supply voltage	Symbol V <sub>DD</sub>	<b>Hin</b> 4.75	<u>Iya</u> 5.0	<b>Hex</b> 5.25	<u>Units</u> V	Notes
input high voltage	V <sub>IH</sub>	2		V <sub>DD</sub> +0	.3 V	
input low voltage	V <sub>IL</sub>	-0.3		0.8	V	
Output high current	IOH			3	mA	
Output low current	loL			3	mA	
Operating Temperature	TÃ	0		70	•c	

Electrical charac	teristics	over recomm	nended	operati	ng condi	tions <sup>1</sup>
Parameter High level output voltage	Symbol V <sub>OH</sub>	<b>Hin</b> 3.5	<u>Iya</u> <sup>2</sup> 4.5	Max	<u>Units</u> V	Test Condition
Low level output voltage	VOL		0.3	0.5	٧	lot = 2 ma
RS hysteresis voltage	VHYS		200		mV	
Off-state leakage current	loz		0.5	5	uA	
Input current	IIN		0.5	5	uA	VSS (VIN (VDD
Supply current <sup>3</sup>	1 <sub>DD</sub>		2		mA	
Input capacitance	c <sub>i</sub>		10		pF	• 1 MHz;
Output capacitance	co		10		pF	all other pins 0 V
CLK input frequency	FCLK	0	4.128	6.0	MHz	

Note: 1. See Fig. 4 for DUT test loads.
2. Typical specifications are valid at T<sub>A</sub> = 25 °C, V<sub>DO</sub> = 5.0 Volts.


3.  $I_{DD}$  is a function of  $V_{DD}$ , clock frequency, and output loading.





	Timing Sp	ecifications over recommended	opera	ting co	nditions '	
	Name	Description	Min	Тур 2	Max	Units
R	(1) t <sub>ROMHL</sub> 1	ROMEN select time from addr.		28		nsec
0	(2) t <sub>ROMLH1</sub>	ROMEN deselect time from addr.		30		NSOC
M	(3) tROMHL2	ROMEN select time from MEN		25		nsec
	(4) tROMLH2	ROMEN deselect time from MEN		18		nsec
	(5) t <sub>RAMHL1</sub>	RAMEN select time from addr.		27		nsec
	(6) trameh1	RAMEN deselect time from addr.		15		nsec
R	(7) tramhl2	RAMEN select time from MEN		24		nsec
A	(8) tRAMLH2	RAMEN deselect time from MEN		14		nsec
H	(9) t <sub>RAMHL3</sub>	RAMEN select time from addr.		27		nsec
	(10) t <sub>RAMLH3</sub>	RAMEN deselect time from addr.		15		nsec
	(11) tRAMHL4	RAMEN select time from WE		21		nsec
	(12) t <sub>RAMLH4</sub>	RAMEN deselect time from WE		15		nsec
	(13) t <sub>DR1</sub>	Data read access time from addr.		33		nsec
R	(14) t <sub>DRHLD1</sub>	Data read hold time from addr.		60		nsec
E	(15) t <sub>DR2</sub>	Data read access time from DEN		29		nsec
6	(16) t <sub>DRHLD2</sub>	Data read hold time from DEN		56		nsec
1 -	(17) t <sub>RPLH1</sub>	RP5 select time from address		30		nsec
S	(18) t <sub>RPHL1</sub>	RP5 deselect time from address		32		nsec
T	(19) t <sub>RPLH2</sub>	RP5 select time from DEN		26		nsec
E	(20) t <sub>RPHL2</sub>	RP5 deselect time from DEN		26		nsec
R	(21) t <sub>ASUW</sub>	Address set-up time to WE		4		NSOC
	(22) t <sub>AHLDW</sub>	Address hold time from WE		-5		nsec
&	(23) t <sub>DWSU</sub>	Data write set-up time to WE		-25		NSOC
	(24) t <sub>DWHLD</sub>	Data write hold time from WE		0		nsec
ı	(25) t <sub>WPLH1</sub>	WP5 select time from address		31		nsec
/	(26) t <sub>WPHL1</sub>	WP5 deselect time from address		32		nsec
0	(27) t <sub>WPLH2</sub>	WP5 select time from WE		27		nsec
	(28) t <sub>WPHL2</sub>	WP5 deselect time from WE		27		nsec
S	(29) t <sub>RXDSU</sub>	RXD set-up time to RXC	20	3		nsec
ı	(30) t <sub>rxdhld</sub>	RXD hold time from RXC	20	2		nsec
0	(31) t <sub>TXD</sub>	TXD delay time from TXC		28		nsec
С	(32) t <sub>RCTD</sub>	RCTD Delay time from CCLK	15	34	100	nsec
0	(33) t <sub>TDDSU</sub>	TDD set-up time to CCLK	50	16		nsec
D	(34) t <sub>TDDHLD</sub>	TDD hold time from CCLK	20	-14		nsec
Ε	(35) t <sub>RDD</sub>	RDD delay time from CCLK		19	50	nsec
С	(36) t <sub>ADINT</sub>	INT delay time from RCTD			Note 3	


Note: 1. See Fig. 4 for DUT test loads. 2. Typical specifications are valid at  $T_A$  = 25 °C,  $V_{DD}$  = 5.0 Volts


<sup>3.</sup>  $t_{ADINT}$ (max) is 17 x  $t_{CLK}$  - 45 nsec (nominally 4.1 usec).













## Notes on PD32HC01 Interrupt Handling

To handle interrupts on the PD32HC01, the techniques illustrated below may be used. Not all applications may require the full implementation. Details on THS32010 interrupts may be obtained from the publication "THS32010 User's Guide", © 1983, Texas Instruments Ltd., Revision B, March 1985. For Mu-law to linear and linear to Mu-law conversion routines, see "Companding Routines for the THS32010 -- Digital Signal Processing Application Report", © 1984, Texas instruments Ltd.

#### Program Status Register

Set up an 8-bit Program Status Register (PSR) image in data RAM with the following definitions:

Bit	Name	Description
<b>b</b> 7	DRIVE	General purpose output bit
<b>b6</b>	TXD	Serial data output
b5	١.	3 bit field for selecting BIO input.
<b>b4</b>	<b>}</b>	0 = A/D interrupt status, 1 = TX interrupt status,
63	/	2 = RX interrupt status, 3 = SCAN input, 4 = RXD input.
b2	١.	Interrupt mask/acknowledge bits (active high). Used to clear posted interrupts.
b1	<b> </b>	b2 = A/D interrupt mask, b1 = TX interrupt mask, b0 = RX interrupt mask.
ьо	/	

The status of the PD32HC01 is defined by writing the contents of the PSR to port 6 with an OUT or a TBLW instruction. In addition to defining the state of the DRIVE and TXD pins, the PSR is used to respond to and acknowledge interrupts from the RX clock, TX clock, and a Codec A/D conversion. The following is an example of TMS32010 software which implements interrupt vectoring with the A/D interrupt at highest priority, and TX and RX interrupts at lower priority.

#### Interrupt Handling Program

```
* CONTEXT SAVE FOR INTERRUPT (INTRP stack and PSR on data page 1)
INT
        SST
                INTRP
                              Save_machine_state:
                INTRP+1.0
                                  Save_Status:
        SACH
        SACL
                INTRP+2
                                  Save_ACH;
       MPYK
                                  Save_ACL;
       PAC
                                  Save_T;
                INTRP+3
        SACL
                              Fnd.
* VECTORED INTERRUPT ARBITRATION (BIO Mux always initially points to A/D Interrupt flag)
                              Vector:
        BIOZ
                                  IF A/D_interrupt THEN
                ADDA
                                      AD_interrupt_service
       LAC
                PSR.0
        ADD
                ONE.3
                                  IF TX_Interrupt THEN
        SACL
                PSR
                                      TX_interrupt_service
        OUT
                PSR.PA6
                                  END:
        BIOZ
                TXDAT
```

• 1985 Pacific Microcircuits Ltd.

1645 140th Street, White Rock, B.C., Canada V4A 4H1. (604) 536-1886

```
IF RX_Interrupt THEN
        ADD
                ONE,3
                PSR
                                        RX_interrupt_service
        SACL
                PSR.PA6
        OUT
                                   END:
        BIOZ
                RXDAT

    INTERRUPT ERROR RECOVERY PROCEDURE (Should never need execution)

                                   IF No_interrupt, THEN
        LACK
                >C0
        AND
                PSR
                                       Initialize_PSR;
        SACL
                PSR
                                       Restore_machine_state:
        OUT
                PSR.PA6
                                       Return_from_interrupt;
                INTRP+1
        ZALH
                                   END:
                INTRP+2
                               END.
        ADDS
                INTRP+3
        LT
        LST
                INTRP
        EINT
        RET
  INTERRUPT SERVICE ROUTINES (A/D, TX DATA, RX DATA)
* ADDA: Clear A/D Interrupt, process, restore machine state, and return.
  TXDAT: Disable TX Interrupt, process, restore machine state (and enable TX interrupt), and return.
* RXDAT: Disable RX Interrupt, process, restore machine state (and enable RX interrupt), and return.
                               AD_interrupt_service:
ADDA
        LAC
                ONE,2
                                   Clear_AD_interrupt; { highest priority interrupts
        ΛĐ
                PSR
                                                        ( should have fast clear to allow)
        SACL
                PSR
                                                        { reposting.
        OUT
                PSR.PA6
        SUB
                ONE.2
        SACL
                PSR
        OUT
                PSR.PA6
                               (Body of interrupt service routine)
        ZALH
                INTRP+1
                                   Restore_machine_State;
        ADDS
                INTRP+2
                                   Return_from_interrupt;
        ΙT
                INTRP+3
                               FND
        LST
                INTRP
        EINT
        RET
                               TX_interrupt_service:
TXDAT LACK
                >02
                                  Disable_TX_interrupt;
        OR.
                PSR
                                                         lower priority interrupts can
        SACL
                PSR
                                                        { be left disabled until interrupt
        OUT
                PSR,PA6
                                                       { servicing is complete.
                              (Body of interrupt service routine)
        LACK
                >C0
                PSR
        AND
                                   Initialize_PSR;
        SACL
                PSR
                                  Restore_machine_state;
        OUT
                PSR.PA6
                                  Return_from_interrupt;
        ZALH
                INTRP+1
                              END.
                INTRP+2
        ADDS
                INTRP+3
        LT
                INTRP
        LST
        EINT
        RET
■ 1985 Pacific Microcircuits Ltd.
1645 140th Street, White Rock, B.C., Canada V4A 4H1. (604) 536-1886
```

```
RX_interrupt_service:
RXDAT LACK
               >21
                                 Disable_RX_interrupt_select_RXD;
       OR
               PSR
       SACL
               PSR
       OUT
               PSR.PA6
       BIOZ
               XXX
                             (Body of interrupt service routine)
       LACK
               >C0
       AND
               PSR
                                 Initialize_PSR;
       SACL
               PSR
                                 Restore_machine_state:
       OUT
               PSR,PA6
                                 Return_from_interrupt:
       ZALH
               INTRP+1
                             END.
       ADDS
               INTRP+2
       LT
               INTRP+3
       LST
               INTRP
       EINT
       RET
```

#### A/D interrupt Handling

When responding to an A/D interrupt, the following TMS32010 code is appropriate:

OUT IN	SMPL,PA3 SMPL,PA3	(output a sample) (input a sample)
		(Remainder of Interrupt Service Routine)

Note that if the software is written with a one sample "look-ahead", almost 124 usec (one sample period) can elapse between the interrupt request and execution of the A/D interrupt service routine without loss of data. The above code should be executed early in the interrupt service routine to take maximum advantage of the hardware architecture. This feature is important when several foreground software routines are implemented, or when the A/D interrupt service routine execution time can occasionally exceed 124 usec.

Note: The information contained in this document is for illustrative purposes only. No guarantee as to its suitability for end-use applications is implied.

```
• 1985 Pacific Microcircuits Ltd.
1545 140th Street, White Rock, B.C., Canada V4A 4H1. (604) 536-1586
```



#### Interface Chip Simplifies TMS32010 Based Voice-band Processing

Vernon R. Little, Pacific Microcircuits Ltd., White Rock, B.C., Canada

The TMS32010 is well suited for voice band signal processing. Its powerful instruction set and simple architecture makes cost-effective digital signal processing a reality for modems, vocoders, smart telephones, and a host of other voice and data communications functions.

Pacific Microcircuits Ltd. of White Rock, B.C., Canada has introduced a high-speed, low power CMOS interface chip, the PD32HC01, specifically tailored to interface the TMS32010 to an external Codec, and RAM and ROM memory. With the addition of a few external components, a complete general purpose audio processor can be constructed without any logic glue.

The PD32HC01, besides having high-speed memory decoding and a serial Codec interface, has SCAN and DRIVE input and output pins, a serial data communications port for USRT emulation, a mask-programmable 2400 Hz bit-rate generator or real time clock, multiple source interrupt control, and decoding for expanding I/O off chip. It is available in both 40 pin plastic and ceramic DIP and 44 pin surface-mount plastic packages.

#### General Purpose Audio Processor

The utility of the PD32HC01 is illustrated in the schematic diagram entitled "GENERAL PURPOSE AUDIO PROCESSOR". This is a complete DSP function capable of implementing a fully functional LPC vocoder, voice band modem, intelligent telephone, or a telecom test set.

In the schematic, the P032Hc01 (U8) ties all of the system resources to the TMS32010 (U7). ROM (U5, U6) is segmented as a 3966 word address space from address >000 to >F7F. An optional RAM (U1-U4) is segmented as a 128 word address space from >F80 to >FFF. This decoding can be erbitrarily modified to increase the RAM space at the expense of ROM (see detail on schematic diagram). This allows 'soft' programming by downloading program instructions into RAM by using a bootstrep loader in ROM. Downloading can occur either on the serial RS-232 interface, or, with additional hardware, the WPS and RPS signals on the PD32Hc01 can be used to coordinate parallel data transfers with a host processor.


The 8-bit serial Codec interface connects directly to a  $\mu$ -law or A-law PCM Codec (U12), and is accessible through parallel registers on the PD32HC01. Analog circuitry (U13 etc.), including pre-emphasis and de-emphasis filters, can be connected to the Codec as required. Also shown is a VU-meter circuit for level setting of incoming audio.


Provision for a synchronous RS-232 port is provided. Using the on-chip interrupt control and I/O logic, the TMS32010 can emulate a USRT at 2400 bps. This is very useful for modem and vocoder applications, and it may also be used for program downloading into RAM. With minor modifications in hardware, and appropriate software, asynchronous RS-232 communications can also be emulated at speeds up to 1200 bps. EIA drivers and receivers (U10, U11) are required to interface the RS-232 signals to the PD32HC01.

The SCAN and DRIVE pins are used for miscellaneous control functions. In the example given, SCAN is used to sense the off hook status of the handset, and DRIVE is buffered with a 74HCO4 (U9), and used to activate a buzzer or lamp to indicate device operation or error states.

For more information on the PD32HC01 signal processor interface, and other members of the product family, please contact the Product Development g.roup at Pacific Microcircuits Ltd.

© 1985 Pacific Microcircuits Ltd. 1645 140th Street, White Rock, B.C., Canada V4A 4H1, (604) 536-1886





### PACIFIC MICROCIRCUITS LTD.

1645 140th Street White Rock, B.C. Canada, V4A 4H1 (604) 536-1886

#### North American Representatives

Astec Components Limited 101 Citation Drive, Unit #7 Concord, Ontario L4K 2S4	(416) 669-4022
Carlisle Technical Sales, Inc. 391 Totten Pond Road Waltham, Mass. 02154	(617) 890-8800
Electro Sales Associates 1635 Mardon Drive Dayton, Ohio 54532	(513) 426-5551
Electro Sales Associates Diplomat Building 12575 Chillicothe Rd., Ste. *8 Chesterland Ohio, 44026	(216) 729-0190 729-0191
Electro Sales Associates 29200 Vassar Road, Suite 505 Livona, Michigan 48152	(313) 474-7320
Electro Sales Associates 3740 Mount Royal Blvd. Allison Park, Pa. 15101	(412) 487-3801
Electro Sales Associates 9816 Portage Road Portage, Michigan 49002	(616) 323-2416
L-Tec, Inc. 810 Arlington Heights Rd. Itasca, Illinois 60143	(312) 773-2900
Mesa Technical Associates P.O. Box 466 20 Kings Highway West Haddonfield, N.J. 08033	(609) 429-9531

## 12. Hardware Interfacing to the TMS32020

Jack Borninski, Jon Bradley, Charles Crowell, and Domingo Garcia Digital Signal Processing - Semiconductor Group Texas Instruments

#### INTRODUCTION

The TMS32020 Digital Signal Processor has the power and flexibility to cost-effectively implement configurations that satisfy a wide range of system requirements. The large address space of the TMS32020 can be filled in those circuits that require external data or program memory. Peripheral devices can be interfaced to the TMS32020 to perform serial communication and analog signal acquisition.

This application report suggests hardware design techniques for interfacing memory devices and peripherals to the TMS32020. Examples of PROM, EPROM, static RAM, and dynamic RAM circuits built around the TMS32020 are demonstrated, with consideration given to the timing requirements of the processor and external devices. A memory-mapped UART (Universal Asynchronous Receiver-Transmitter) interface for communication with a host computer is presented, as well as an interface to a combo-codec (coder-decoder + filter) device for analog signal acquisition.

All circuits shown in this application report have been built and their operation verified at room temperature. Since the logic devices in these circuits have not been optimized as the most cost-effective, the designer may desire to make tradeoffs with respect to speed, cost, performance, and temperature.

#### TMS32020 CONSIDERATIONS

The TMS32020 has program, data, and I/O address spaces for interfacing with external memory and peripherals. Memory and I/O devices are usually selected by using the TMS32020  $\overline{PS}$ ,  $\overline{DS}$ , or  $\overline{IS}$  signals (program, data, or I/O select, respectively), combined with the  $\overline{STRB}$  (strobe) signal. The signal ( $\overline{PS}$ ,  $\overline{DS}$ , or  $\overline{IS}$ ) used depends on the memory or I/O space to be addressed. Some of the read-only devices may be selected (enabled) using any of the  $\overline{PS}$ ,  $\overline{DS}$ , or  $\overline{IS}$  signals exclusively, whereas the read-write devices commonly use a  $\overline{PS}$ ,  $\overline{DS}$ , or  $\overline{IS}$  combined with the  $\overline{STRB}$  for an enable signal. The  $\overline{STRB}$ , combined with a select line and the TMS32020 R/ $\overline{W}$  (read/write) signal, forms a convenient timing reference to control the write operation of the read/write devices. The read-only devices typically do not require the  $\overline{STRB}$  and R/ $\overline{W}$  combination.

Memory and I/O devices must respond with the data within a maximum of 90 ns when they are selected with either  $\overline{PS}$ ,  $\overline{DS}$ , or  $\overline{IS}$  during the read cycle. (Refer to the TMS32020 (20-MHz operation) timing diagram in the TMS32020 Data Sheet.) Consequently, the memory or I/O devices used

should have correspondingly fast access time. For slower devices, one or more TMS32020 wait states must be inserted for proper operation.

When the  $\overline{PS}$ ,  $\overline{DS}$ , or  $\overline{IS}$  is combined with the  $\overline{STRB}$  signal during the read cycle, the memory or I/O devices must respond within 50 ns of the  $\overline{STRB}$  signal going low, due to the data-read setup time required by the TMS32020. During the write cycle, the TMS32020 provides the minimum of a 55-ns data-write setup time to the memory or I/O devices (see the timing diagrams in the TMS32020 Data Sheet). Wait states also apply to the configuration using the  $\overline{STRB}$  signal.

Tradeoffs with respect to using faster memory and slower decode logic devices, and vice versa, may be made when designing a memory system around the TMS32020.

#### MEMORIES

Examples of four memory types, PROMs, EPROMs, static RAMs, and dynamic RAMs, are shown in interface to the TMS32020. The selection of which memory device to use in a particular application is determined by speed, cost, and functional requirements. If speed and maximum throughput are desired, the TMS32020 can run with zero wait states and perform memory accesses in a single machine cycle. The TMS32020 can access slower memories by inserting one or more wait states into the memory access operation by using the READY input signal. A circuit using each of the memory devices is described and illustrated in the following subsections of this application report.

#### **PROM**

When only fixed program memory is required and speed is a consideration, a PROM device may be chosen for memory interface. A Texas Instruments TBP28S166 PROM (2048 X 8) with a three-state output has been selected as an example interface to the TMS32020. The TBP28S166 has the maximum access time from address of 75 ns, which meets the TMS32020 timing requirements. A basic configuration showing this PROM interfaced to the TMS32020 as program memory is shown in Figure 1.

Another configuration that shows the TBP28S166 interface to the TMS32020 is shown in Figure 2. Here, more memory exists in the system, and the TBP28S166 is decoded and mapped into the program memory address space, starting at > 4000.

The timing diagram for the interface of the TBP28S166 to the TMS32020 is shown in Figure 3. No wait states are necessary in both the basic and decoded configurations.





Figure 1. Basic Interface of TBP28S166 to TMS32020



<sup>\*</sup>Connections to other devices in the system. (Inputs not used should be pulled up.)

Figure 2. Decoded Interface of TBP28S166 to TMS32020




Figure 3. Interface Timing of TBP28S166 to TMS32020

#### **EPROM and Wait-State Generator**


During the prototyping and development design stage, an EPROM may be selected as the memory device for interfacing to the TMS32020. The Texas Instruments TMS2764-35 EPROM (8192 X 8) has the access time from address of 350 ns. This does not directly meet the TMS32020 maximum allowable read-data access time of 90 ns, so a series of wait states is used to delay the TMS32020. A wait-state generator circuit for providing up to two 200-ns wait states is shown in Figure 4.

Point A in Figure 4 corresponds to one wait-state input and point B to two wait-state inputs. In the case of the TMS2764-35 EPROM with a 350-ns access time, two 200-ns wait states are needed for proper interfacing. Figure 5 shows

the TMS2764 decoded into the program memory address space 0000-1FFF. Due to the long EPROM turn-off time, the 74ALS244 buffers at the EPROM output prevent data bus conflict.

Figure 6 shows the timing considerations for the interface of the TMS2764 to the TMS32020.

If faster EPROMs are desired, TMS2764-25 (250-ns access time from address) EPROMs can be interfaced to the TMS32020. If the circuit shown in Figure 5 is used, the only change required is to connect the MEMSEL (memory select) signal to input A of the wait-state generator (see Figure 4). The TMS2764-25 operates with one wait state in this configuration.



†Connections to other devices in the system that require two wait states. (Inputs not used by other devices should be pulled up.)

‡Connections to other devices in the system that require one wait state. (Inputs not used by other devices should be pulled up.)

‡Connections to other devices in the system that require zero wait states. (Inputs not used by other devices should be pulled up.)





Figure 4. Wait-State Generator and Timing



<sup>\*</sup>Connections to other devices in the system. (Inputs not used should be pulled up.)

Figure 5. Decoded Interface of TMS2764 to TMS32020




Figure 6. Interface Timing of TMS2764 to TMS32020

#### Static RAM

Static RAM as program memory is useful for program storage when a remote download capability exists. Static RAM as data memory is used when minimum design overhead and minimum chip count are desired.

Figure 7 shows an example of INMOS IMS1421-50 static RAMs (4096 X 4), interfaced to the TMS32020. These static RAMs are mapped into the program memory address space, starting at >6000.

The read/write timing considerations for the interface of the IMS1421 to the TMS32020 are shown in Figure 8.

During the memory-read cycle, the IMS1421-50 responds with data within 40 ns from being selected. This is in the specified range of the TMS32020, and no wait states are required.

During the memory-write cycle, the falling and rising edges of the  $\overline{\text{MEMSEL}}$  signal form the beginning and end of the IMS1421-50 write cycle while the IMS1421  $\overline{W}$  (write) line is asserted early (early write).

During the early-write cycle, the IMS1421 data-bus drivers never turn on. This helps prevent bus conflicts with the TMS32020. The data supplied to the bus by the TMS32020 meets the timing parameters of the IMS1421-50, and no wait states are required.

The use of slower memories (e.g., IMS1420-45) is possible, provided the designer places external buffers on the data bus between the memory and the TMS32020. Since the internal IMS1420 output buffers do not turn off until the  $\overline{W}$  line goes low, the external buffers (with the appropriate enable logic) prevent data bus conflicts during the write operation.

If CMOS RAMs are required, the IM\$1423-35 devices can be used in the circuit shown in Figure 7. These devices operate faster, and their pinouts are identical to that of the IM\$1421-50. Slower CMOS RAMs (e.g., IM\$1423-45) can also be used: however, the data bus buffers must be added

as outlined previously to prevent data bus buffers must be added as outlined previously to prevent data bus conflicts.

The design of the IMS1421 (NMOS) or IMS1423 (CMOS) interface as data memory is very similar to the one presented in Figure 7, and the data and program memory timing are identical. The only change needed is the use of the  $\overline{\rm DS}$  select line (instead of  $\overline{\rm PS}$ ) in the decode logic.


Static memories that do not meet the TMS32020 nowait-state timing requirements can be interfaced, provided the necessary number of wait states is generated and used to drive the TMS32020 READY line.

#### **Dynamic RAM**

In systems where large inexpensive memory space is required, the use of dynamic RAM devices with the associated control circuitry may be justified. This section describes an interface between the Texas Instruments TMS4416-15 (16K X 4 dynamic RAM) and the TMS32020. The circuit shown in Figure 9 uses the TMS4500A Dynamic RAM Controller to supply the control functions for the dynamic RAM devices. The TMS4500A provides address generation, timing, access/refresh arbitration, and other functions to control a bank of TMS4416 dynamic RAMs.

The timing diagram for the memory access and refresh cycles in the interface of the TMS4416 to the TMS32020 is shown in Figure 10.

During the regular access cycle, the TMS4500A  $\overline{RAS}$  (row address strobe) and  $\overline{CAS}$  (column address strobe) signals both become active, and one automatic TMS32020 wait state is generated using the  $\overline{MSC}$  (microstate complete) signal (see Figure 9). The generation of at least one TMS32020 wait state is necessary because of the TMS416-15 access time of 150 ns. The regular (i.e., uninterrupted by refresh) memory access takes two TMS32020 cycles (400 ns at 20-MHz operation).



<sup>\*</sup>Connections to other devices in the system. (Inputs not used should be pulled up.)

Figure 7. Interface of IMS1421 to TMS32020




Figure 8. Interface Timing of IMS1421 to TMS32020





Figure 9. Interface of TMS4416 to TMS32020



NOTES: 1. Dynamic RAM access cycle

- 2. Access cycle for memory other than dynamic RAM
- 3. Internal TMS32020 instruction cycles
- 4. Dynamic RAM access cycle with refresh
- 5. Access cycle for memory other than dynamic RAM

Figure 10. Interface Timing of TMS4416 to TMS32020

During the refresh cycle, which may be observed in Figure 10 at the point where RAS becomes low and CAS stays high, the TMS4500A performs memory access/refresh arbitration. The arbitration must be performed when the TMS32020 tries to access the dynamic RAM memory at the time the TMS4500A begins the refresh operation, as shown in Figure 10. In this case, the TMS32020 must be held for one or two additional wait states, until the refresh operation is completed. The READY signal to the TMS32020 is generated through a combination of three other signals. The MSC signal starts driving the TMS32020 READY line, the TMS4500A RDY (ready) signal continues to drive it, and the output of the 74AS74 flip-flop  $(\overline{Q})$  extends it to the end of the required period, as shown in Figures 9 and 10. Such a circuit is required since the TMS4500A RDY signal alone is not of the proper duration for the TMS32020. After the memory refresh is performed, a regular access cycle takes place as previously described.

In an access/refresh arbitration case, it takes the TMS32020 three or four clock cycles to access the dynamic RAM, depending on the time relationship of the access and refresh requests. The worst-case RAM memory access timing is 800 ns at 20-MHz operation. This occurs when the requests for access and refresh take place nearly simultaneously. The access/refresh arbitration timing, shown in Figure 10, takes three TMS32020 clock cycles, i.e., 600 ns at 20-MHz operation (not the worst-case condition), since the request for access happens right after the end of the refresh cycle.

If the TMS32020 continuously accesses the dynamic memory, it will be interrupted by a refresh cycle once out of ten thousand memory access cycles, i.e., 99.99 percent of the memory accesses will happen without interruption. This low interruption rate is based on the relationship between the TMS32020 dynamic-memory cycle length (400 ns) and the required TMS4416 refresh period (4 ms).

The transition in the TMS32020 READY line, at the end of the READY signal, is caused by the corresponding behavior of the MSC signal during the TMS32020 operation. The transition does not affect the circuit operation since the READY line is sampled on the rising edge of CLKOUT1, i.e., before the transition takes place.

The interface logic between the TMS32020, TMS4500A, and TMS4416 devices, i.e., the gates and a flip-flop (see Figure 9), can be replaced with one Programmable Array Logic (PAL)<sup>†</sup> integrated circuit for reduced IC count. One such PAL that is well suited to this application is SN74PAL16R4A (see Appendix).

#### **PERIPHERALS**

Peripheral devices, such as the UART and combocodec, can be interfaced to the TMS32020 to perform serial communication and analog signal acquisition. Communication to a host computer can be provided by a memory- or I/O-mapped UART interface. A codec provides analog signal conversion for telecommunications and speech processing.

#### UART

The UART and TMS32020 configuration may be useful when a general-purpose TMS32020 program development system or upload/download capability from/to the TMS32020-based signal processing system is required.

As an interface example of an asynchronous communication controller to the TMS32020, a General Instruments AY-3-1015D UART is memory-mapped into the TMS32020 data memory space. Figure 11 shows the circuit for interfacing the AY-3-1015D UART to the TMS32020. The transmitter is data memory-mapped into location C000 and the receiver into location E000.

The receiver/transmitter timing diagrams for the interface of the AY-3-1015D to the TMS32020 are shown in Figure 12.

The three-state buffer of the UART receiver has received-data-enable (RDE) timing constraints that preclude its use with the TMS32020 (see the AY-3-1015D specifications sheet). The 74LS244 buffer placed on the UART's receiver port is fast enough to perform the switching function on the TMS32020 data bus.

The one-processor wait state, present during the transmitter operation, allows for positive data strobing into the UART's transmitter data register as required by the AY-3-1015D.

The UART's receiver and transmitter status lines, DAV (data available) and TBMT (transmitter buffer empty), are

synchronized with the rest of the system and connected to either the interrupt or  $\overline{B1O}$  (branch on I/O) pin of the TMS32020. This allows either interrupt or polled I/O techniques to be implemented and assures the synchronization of the UART device with the TMS32020 regarding the receiving and transmitting rates. For example, the TMS32020 does not try to read the UART's receiver buffer at a rate greater than the rate at which the characters are coming in or write to the UART's transmitter buffer at a rate greater than the maximum character transmission rate.

The UART can equivalently be mapped into the I/O space of the TMS32020, since the memory and I/O cycles of the TMS32020 are identical. The only change required is the use of the  $\overline{\rm IS}$  (instead of the  $\overline{\rm DS}$ ) line and of address lines A0-A3 to select an I/O port.

#### Combo-Codec

In some areas of telecommunications, speech processing, and other applications that require low-cost analog I/O devices, a combo-codec device may be useful. A codec consists of nonlinear A/D and D/A converters with all the associated filters and data-holding registers.

The TMS32020 contains a serial port for communicating to serial devices, such as codecs. The speed and versatility of the TMS32020 allow it to compand (COMpress and exPAND) a PCM (Pulse Code Modulation) data stream, acquired by the codec, through the TMS32020 execution of software conversion routines (see the application report, 'Companding Routines for the TMS32010'). Figure 13 shows an interface example of a Texas Instruments TCM2913 codec to the TMS32020 serial port.


Figure 14 shows the TMS32020 serial port receive and transmit timing considerations in the interface of the TCM2913 to the TMS32020.

In this configuration, the TCM2913 codec functions in the fixed data-rate mode (2.048 MHz) with  $\mu$ -law operation selected. All timing and synchronization signals are externally generated using independent oscillator and frequency-dividing hardware (an 8-bit counter such as a 74AS867 may be used in place of two 74LS161 4-bit counters to minimize the chip count). Alternatively, the designer may decide to generate the timing signals from the TMS32020 clock by subdividing its frequency.

In some circuits, it may be necessary to wire an opamp to the analog output of the codec. In such cases or if variable output gain is required, a gain-setting resistor network must be provided as specified in the TCM2913 documentation.

Other linear A/D and D/A converters may be interfaced to the TMS32020 through its parallel ports.

<sup>&</sup>lt;sup>†</sup>PAL is a trademark of Monolithic Memories, Inc.



<sup>\*</sup>Connections to other devices in the system. (Inputs not used by other devices should be pulled up.)

Figure 11. Interface of AY-3-1015D to TMS32020




Figure 12. Interface Timing of AY-3-1015D to TMS32020




Figure 13. Interface of TCM2913 to TMS32020




Figure 14. Interface Timing of TCM2913 to TMS32020

#### SUMMARY

The speed, performance, and flexibility of the TMS32020 allow it to cost-effectively implement configurations that satisfy a wide range of system requirements. This application report has described and demonstrated hardware design techniques for interfacing memory devices and peripherals to the TMS32020.

Examples of PROM, EPROM, static RAM, and

dynamic RAM circuits built around the TMS32020 have been provided, with consideration given to the timing requirements of the processor and external devices. Interface examples of UART and codec chips to the TMS32020 are also presented.

Table 1 summarizes the interface requirements of various memory devices to the TMS32020, as described in this report. The table also includes maximum affordable access times for each circuit configuration.

Table 1. Memory Type and TMS32020 Interface Requirements

MEMORY TYPE	PART NUMBER	ACCESS TIME	NUMBER OF WAIT STATES REQUIRED BY THE TMS32020	ACCESS TIME FOR CIRCUIT CONFIGURATION
PROM	TBP28S166	75 ns max	0	85 ns max
		(from address)		(from address)
EPROM	TMS2764-35	350 ns max	2	371 ns max
		(from address)		(from address)
Static RAM	IMS1421-40	30 ns max	0	39.2 ns max
		(from select)		(from select)
Static RAM	IMS1420-55	55 ns max	0	62 ns max
		(from select)	(buffers reqd)	(from select)
Static RAM	IMS1423-35	35 ns max	0	39.2 ns max
(CMOS)		(from select)		(from select)
Static RAM	IMS1423-45	45 ns max	0	62 ns max
(CMOS)		(from select)	(buffers reqd)	(from select)
Dynamic RAM	TMS4416-15	80 ns max	1	170 ns max
,		(from CAS)		(from CAS)

# APPENDIX PAL† DESIGN

#### PAL Assembler Code

PAL16R4 0000000-0000 SHIVA DRAM CONTROLLER PAL DESIGN DOCUMENT REV \* 5/02/85 BY DANA CROWELL

CLK MSC DS RDY CLKOUT1 STROBE RW NC1 NC2 GND GND /CLK1 /READY /NC3 /NC4 /Q /NC5 /G /W VCC

IF (VCC)
READY = /MSC\*/DS +
/RDY\*/DS +

IF (VCC) CLK1 = CLKOUT1

IF (VCC)
W = /STROBE\*/DS\*/RW
IF (VCC)
G = /DS\*RW
IF (VCC)

= /RDY

#### FUNCTION TABLE

CLK MSC DS RDY CLKOUT1 STROBE RW GND /CLK1 /READY /W /G /Q

<sup>&</sup>lt;sup>†</sup>PAL is a trademark of Monolithic Memories, Inc.

<sup>12.</sup> Hardware Interfacing to the TMS32020

#### DESCRIPTION:

SHIVA DRAM CONTROLLER

```
11 1111 1111 2222 2222 2233
0123 4567 8901 2345 6789 0123 4567 8901
 ---- -X-- ---- -X-- -X-- -X-- ---- /S1ROBE*/DS*/RW
3 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
 XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX
9 ---- -X-- ---- /DS*RW
12 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
14 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
16 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
17 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
18 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
20 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
21 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
22 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
XXXX XXXX XXXX XXXX XXXX XXXX XXXX
31 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
36 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
40 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
41 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
XXXX XXXX XXXX XXXX XXXX XXXX XXXX
 48 -
49 -X-- -X-- ---- ---- /MSC*/DS
 ---- -X-- -X-- ---- ---- /RDY*/DS
50
51 ---- --- ---- ---x ---- ----
53 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
5/ ---- CLKOUT1
58 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
63 XXXX XXXX XXXX XXXX XXXX XXXX XXXX
                        (H<sub>2</sub>P<sub>2</sub>1)
LEGEND: X : FUSE NOT BLOWN (L,N,O) - : FUSE BLOWN
NUMBER OF FUSES BLOWN = 340
```

#### **PAL Fuse Map Summary**

```
11 1111 1111 2222 2222 2233
0123 4567 8901 2345 6789 0123 4567 8901

0 --- --- --- --- --- --- --- --- /STROBE*/DS*/RW

1 --- -X-- --- --- --- X-- --- /DS*RW

24 --- -X-- --- --- --- --- /RDY

48 --- --- -X-- --- --- --- /RDY

48 --- --- --- --- --- /RDY*/DS
50 --- -X-- -X-- --- --- --- /RDY*/DS
51 --- --- --- --- --- Q

56 --- --- --- --- X--- --- --- CLKOUT1

LEGEND: X : FUSE NOT BLOWN (L,N,0) - : FUSE BLOWN (H,P,1)
```

NUMBER OF FUSES BLOWN = 340

#### **PAL Object Code**

## 13. TMS32020 and MC68000 Interface

Charles Crowell

Digital Signal Processing - Semiconductor Group
Texas Instruments

#### INTRODUCTION

Certain functions in a computer system may be too time consuming for a single processor to perform. A high-speed numeric processor, such as the TMS32020 Digital Signal Processor, may serve as a coprocessor with a slower yet capable host in a computer system. For example, many graphics algorithms must be implemented on a numeric coprocessor to the host so that the host can perform system functions while the coprocessor computes the numeric intensive algorithms. The TMS32020 is capable of performing numeric functions, such as a multiply-accumulate, in a single cycle (200 ns). Other 16-bit processors, such as the Motorola Mc68000, cannot approach the computational speed of the TMS32020, but have other qualities such as 'supervisor mode' and 'user mode' which make them useful as host processors.

This application report shows how the MC68000-10 can be used as a host processor with the TMS32020 serving as a numeric coprocessor to implement the numeric-intensive algorithms often required in computer systems. Applications for such a system include graphic workstations, speech processing, spectrum analysis, and other computational-intensive applications.

The schematic in the appendix has been fully built and tested and has proven functional.

#### SYSTEM CONFIGURATION

In Figure 1, the basic block diagram for the interface of the MC68000 with the TMS32020 is shown. The MC68000 is interfaced to its own separate program memory (EPROM) and data memory. Although the TMS32020 is interfaced to its own external program memory (PROM), it shares its external data memory with the MC68000. The TMS32020 typically has access to this shared data memory; however, the MC68000 can access this memory by asserting the  $\overline{\text{HOLU}}$  line on the TMS32020. In this event, the TMS32020 places all its buses in a high-impedence state and

turns on the buffers between the MC68000 and the shared data memory. This configuration allows the MC68000 to give the TMS32020 instructions and data, and then release the TMS32020 to perform various functions.

#### HARDWARE CONSIDERATIONS

#### Acknowledging Hold

After the MC68000 has written to the latch that puts the TMS32020 into the hold mode, the TMS32020 must communicate to the MC68000 that it is ready for the MC68000 to communicate with the shared data memory. The three methods of acknowledging hold to the MC68000 are as follows:

- The MC68000 waits until it knows the TMS32020 is held.
- The HOLD Acknowledge (HOLDA) signal causes an interrupt to the MC68000.
- 3. The HOLDA signal writes to a memory-mapped latch.

The first method is implemented in the schematic in the appendix. This method assumes that the MC68000 will allow enough time for the buffers to be turned on before trying to access this memory. For example, the MC68000 could execute several NOP (No OPeration) instructions before attempting to access the shared data memory. Sometimes this method may not be sufficient. For example, if the TMS32020 is in the repeat mode, it does not recognize the HOLD assertion until it has finished the repeat instruction. This could cause a long unpredictable delay before the TMS32020 acknowledges the HOLD interrupt.

The second method of communicating to the MC68000 that the TMS32020 is in the hold mode is to interrupt the MC68000. To implement this, the HOLDA signal can be tied to one of the MC68000 interrupts, thus allowing the MC68000 to access the shared memory as fast as possible. Some method of communicating to the MC68000 as to which device caused the interrupt needs to be considered, since the MC68000 searches all external devices for the originator of the interrupt.




Figure 1. System Block Diagram of the TMS32020 and MC68000 Interface

The third method of communicating to the MC68000 when it can access the shared memory is to allow the HOLDA to be read through a memory-mapped latch. Then, the MC68000 can poll this memory location until it recognizes a change, thus signifying that the TMS32020 has indeed been placed in the hold mode.

#### Communicating with Shared Memory

Once the TMS32020 has acknowledged the HOLD assertion, the three-state buffers (74LS241) are turned on to allow the MC68000 address bus and R/W line to become valid to the shared memory (IMS1421-40). These buffers are physically enabled by HOLDA, thus assuring that the TMS32020 has three-stated its memory bus. Once the address becomes valid, the transceivers (74LS245) are enabled so that the MC68000 data bus can access the shared memory. These buffers are enabled by the output of the decoder (74ALS138). By doing this, the MC68000 data bus accesses the shared-memory data bus only when MC68000 is trying to access the shared memory. This prevents data bus conflicts when the MC68000 accesses other memory while the TMS32020 is being held. After the communication path is enabled, the MC68000 can read and write to the shared memory. Figure 2 shows the timing when the MC68000 writes to the shared memory. The Enable/Select  $(\overline{E}/\overline{S})$  on the shared memory is enabled when the address and the Address Strobe (AS) on the MC68000 become valid. The rising edge of the  $\overline{AS}$  causes  $\overline{E/S}$  to rise, thus writing to the shared memory.




Figure 2. MC68000 Write Cycle to Shared Memory

When the TMS32020 is not in the  $\overline{HOLD}$  mode, it can communicate directly with the shared data memory. The three-state buffers and the transceivers between the MC68000 and the shared data memory are turned off, and the link between the TMS32020 and the shared memory is direct. Figure 3 shows the timing when the TMS32020 writes to the shared memory. The  $\overline{E/S}$  on the IMS1421-40 is enabled by Data Strobe ( $\overline{DS}$ ) and Strobe ( $\overline{STRB}$ ) becoming valid on the TMS32020. The rising edge of  $\overline{STRB}$  causes  $\overline{E/S}$  to rise, thus writing to the shared memory.




Figure 3. TMS32020 Write Cycle to Shared Memory

#### LDS and UDS Considerations

The schematic in the appendix is the expansion of the block diagram shown in Figure 1. In this schematic, the Upper Data Strobe  $(\overline{UDS})$  and Lower Data Strobe  $(\overline{LDS})$  signals on the MC68000 are not included, i.e., not connected. This method is sufficient if 'word'-specified instructions are the only ones used on the MC68000. Many systems work more efficiently if other length specifications for some of the MC68000 instructions are used. Therefore, a decode scheme, such as in Figure 4, may be implemented. In this scheme, the MC68000 can read or write bytes or words the Synertek RAMs (SY2128). For example, the MC68000 may write to data bits D0-D7 and not affect the upper data bits by asserting  $\overline{LDS}$  low and leaving  $\overline{UDS}$  at a logic one.




Figure 4. LDS and UDS Scheme for Memory Access

This is an automatic function of the MC68000 if 'byte' lengths are specified on certain instructions.

#### **SUMMARY**

The TMS32020 Digital Signal Processor is capable of performing numeric-intensive algorithms faster than other numeric coprocessors used in the past. In addition, the TMS32020 offers a minimal-chip, cost-effective solution to applications requiring a high-performance coprocessor.

This report shows how the TMS32020 can work with the MC68000 to serve as a numeric coprocessor. The interface shown in this report is a generic one and can be used with different host processors. A block diagram of the system configuration is included, as well as hardware considerations. The appendix contains a fully tested schematic of the design presented in this report.

### APPENDIX

#### Schematic of TMS32020 and MC68000 Interface




Figure A-1. Schematic of TMS32020 and MC68000 Interface (Sheet 1 of 3)




Figure A-1. Schematic of TMS32020 and MC68000 Interface (Sheet 2 of 3)




Figure A-1. Schematic of TMS32020 and MC68000 Interface (Sheet 3 of 3)

# PART III DIGITAL SIGNAL PROCESSING APPLICATIONS

			ONS

Control of the Contro	
14. Telecommunications Interfacing to the TMS32010 (Jeff Robillard)	383
15. Digital Voice Echo Canceller with a TMS32020 (David Messerschmitt, David Hedberg, Christopher Cole, Amine Haoui, and Peter Winship)	415
16. Implementation of the Data Encryption Standard Using the TMS32010 (Panos Papamichalis and Jay Reimer)	455
17. 32-kbit/s ADPCM with the TMS32010 (Jay Reimer, Mike McMahan, and Masud Arjmand)	469
18. A Real Time Speech Subband Coder Using the TMS32010 (T. Barnwell, R. Schafer, R. Mersereau, and D. Smith, Reprinted Article from IEEE Southcon, 1984)	531
<ol> <li>Add DTMF Generation and Decoding to DSP-μP Designs (Pat Mock, Reprinted Article from Electronic Design News, 1985)</li> </ol>	<b>543</b>
COMPUTERS AND PERIPHERALS	
Speech Coding/Recognition	
<ol> <li>A Single-Processor LPC Vocoder (Andrew Holck and Wallace Anderson, Reprinted Article from ICASSP, 1984)</li> </ol>	559
<ol> <li>The Design of an Adaptive Predictive Coder Using a Single-Chip Digital Signal Processor (M. Randolph, Reprinted Technical Report from MIT Lincoln Laboratory, 1985)</li> </ol>	565
<ol> <li>Firmware-Programmable μC Aids Speech Recognition (Tom Schalk and Mike McMahan, Reprinted Article from Electronic Design, 1982)</li> </ol>	597
Image/Graphics	
23. A Graphics Implementation Using the TMS32020 and TMS34061 (Jay Reimer and Charles Crowell)	603
Digital Control	
24. Control System Compensation and Implementation with the TMS32010	689



In the last few years, many DSP applications have been created using the TMS320 processors. Although it is beyond the scope of this book to cover all of these applications in Part III, some typical examples have been selected in two areas: telecommunications and computer/peripherals.

In the telecommunications area, applications are made possible by taking advantage of the TMS320 processors' high-speed computational power, large on-chip memories, advanced architecture, and comprehensive instruction sets. Because of these and many other features, a high-performance, effective, single-chip solution can be created to solve telecommunications problems. Some applications in the area are echo cancellers, transcoders, DTMF encoders/decoders, and adaptive repeaters.

The first application report in the telecommunications area describes some of the TMS32010 interface circuits frequently used in telecommunications applications. Some of these circuits are interfaces to a codec, a host processor, and external memory devices. A circuit is also included to perform PCM companding functions for time-critical telecommunications applications. The report concludes by suggesting system configurations for some telecommunications applications using these interface circuits. Some of these applications are ADPCM transcoding, hands-free telephone (speakerphone), three-way conferencing, 2/4 wire transformer connection, and DTMF detection. The next report covers both the theory and implementation of a single-chip TMS32020 digital voice echo canceller. The single-chip system can perform a 128-tap or 16-ms echo cancellation for telephone network applications. The echo canceller is implemented in accordance with the CCITT recommendation (G.165). A simulation has been performed to test the echo canceller, and the result exceeds the CCITT requirements. The third report in Part III examines the implementation of a data encryption method using the TMS32010. The encryption algorithm chosen for the report is the Data Encryption Standard (DES). The report details the DES algorithm and its TMS32010 coding. Processor resource requirements are also provided for applying the DES to speech coding at different bit rates. For a 2.4-kbit/s LPC vocoder application, the DES only requires six percent of the TMS32010 CPU loading. The encryption scheme operates on a stream of bits that represent text, computer files, speech, or any other entity in binary form. The result is directly applicable to the design of any secure data/voice communications.

The fourth report in Part III discusses 32-kbit/s Adaptive Differential Pulse Code Modulation (ADPCM) transcoders. A half-duplex ADPCM transcoder, which complies with the CCITT recommendation (G.721), can be achieved with a single TMS32010. If the transcoder is used only for private lines, a full-duplex non-CCITT ADPCM transcoder is more cost-effective and can be designed with a single TMS32010 processor. Both the CCITT and non-CCITT algorithms and code implementations are covered in the report. To date, the CCITT standard for the 16-kbit/s transcoder has not been established. One of the potential candidates for the 16-kbit/s transcoder is the subband coder. A reprinted article on the subject is included, which describes the theory, TMS32010 implementation requirements, and performance figures for the 16-kbit/s subband coder. The complete code for the coder is available for licensing from Atlanta Signal Processors Inc. (ASPI). Interested readers should contact ASPI for further information. Because of the programmability of the digital signal processor, the TMS32010 can also be programmed to handle Dual-Tone MultiFrequency (DTMF) encoding and decoding over telephone lines. For a system already performing digital signal processing functions using the TMS320, this DTMF capability may be obtained at no additional hardware cost. A reprinted article from Electronic Design News, which details the DTMF implementation algorithm and provides TMS32010 program description and code, concludes this portion of Part III.

The computer/peripherals area is a vastly diversified field for DSP applications. It is further divided into three subareas: speech coding/recognition, image/graphics, and digital control. Applications in these areas are usually both computation- and data I/O-intensive. Multiprocessing capability, ease of host interface, and programmability are also required. These requirements have made the TMS320 processors attractive for computer/peripherals applications. In these applications, a general-purpose, TMS320-based digital signal processing system or subsystem is usually built for multitasking functions. For example, such a general-purpose system may be designed to perform a speech compression algorithm for voice store-and-forward applications and to transmit and receive data through the phone line when the system is reprogrammed with a modem algorithm. The TMS320-based system, capable of multitasking, proves to be more cost-/performance-effective than a system consisting of a group of dedicated devices. In addition, the programmability of the TMS320 allows users to update or upgrade at a later date.

The first subarea in computer/peripherals comprises a series of reprinted articles and a technical report from MIT Lincoln Laboratory on speech vocoding and recognition using the TMS32010. Two vocoders at different data rates are discussed: the 2.4-kbit/s pitch-excited Linear Predictive Coding (LPC) and 9.6-kbit/s Adaptive Predictive Coding (APC). Vocoders at these rates are often used in computer voice-mail, voice store-andforward, and low bit-rate speech communications applications. These two vocoders, combined with the 32-kbit/s ADPCM and the 16-kbit/s subband coder, provide the full spectrum of support by the TMS320 in the area of speech compression. The first article describes the implementation of a full-duplex 2.4-kbit/s LPC vocoder on a single TMS32010 device. Next, the reprinted report from MIT Lincoln Laboratory discusses the design considerations for constructing a compact, low-power, 9.6-kbit/s APC. The report also includes the TMS32010 source codes for the major functional steps in the APC algorithm. The third article discusses speech recognition, usually both computationand data I/O-intensive. A reprinted article from Electronic Design examines the design of a general-purpose and high-performance speech recognition system using the TMS32010. Algorithms for speech recognition are still being evolved. New techniques for better feature extraction and recognition decision making are being studied. The TMS320 programmable digital signal processors are not only powerful enough to execute recognition algorithms available today, but also flexible enough to be updated with new recognition algorithms at a later date.

The second subarea consists of an image/graphics application where the TMS32020 serves as the graphics engine performing tasks, such as image scaling, translation, and rotation. Circuits are also shown for the interface between the TMS32020 and the Texas Instruments TMS34061 Video System Controller. The TMS32020-TMS34061 graphics system produces a high-speed, high-image-resolution, graphics capability. When integrating such a system into PC or workstations, the TMS320 reduces the host processor burden of performing intensive graphics data computations, thus allowing the host processor to concentrate on other important system and I/O tasks.

The third subarea in computer/peripherals presents an application report on the design of a digital control system and its implementation with the TMS32010. Because of the increased availability and lower cost of suitable digital hardware, microprocessors such as the TMS32010 are increasingly being used to implement algorithms for the control of feedback systems. The report provides an example that uses the design of a digital compensator. Other control applications are possible using the TMS32010, such as computer disk control, laser print-head control, robotic control, automobile-engine system control, flight control, and autopilot systems.

Code for the major DSP routines and applications in Part III is included in the DSP Software Library.

# 14. Telecommunications Interfacing to the TMS32010

Jeff Robillard Semiconductor Systems Engineering Texas Instruments

#### INTRODUCTION

Signal processing has long been a tool used to improve performance in telecommunications systems. The advent of digital signal processing has given the telecommunication industry a powerful instrument to further enhance performance and reliability. Speech recognition, speech coding, speech synthesis, and high-speed modems are examples of applications now possible because of digital signal processing. Until recent years, real-time digital signal processing was solely the domain of minicomputers. The Texas Instruments TMS320 family offers low-cost VLSI implementations of digital signal processing functions. The TMS32010, the first-generation processor of the TMS320 family, is a high-speed, 16/32-bit digital signal processing microprocessor/microcomputer, ideally suited for telecommunications applications.

The purpose of this application report is to facilitate TMS32010 design by showing various telecommunications applications. The interfaces described in this report can be used in the following applications:

- 1. Digital modem
- 2. Echo cancellation
- 3. Analog repeaters
- 4. Handsfree telephone (speakerphone)
- 5. Noise reduction
- 6. Digital speech interpolation (DSI)
- 7. Analog-switched network simulator
- 8. Voice and data encryption
- 9. Simultaneous voice and data transmission
- 10. Speech coding and decoding, such as Linear Predictive Coding (LPC)
- 11. ADPCM transcoding
- 12. Voice mail
- 13. DTMF encoding and decoding
- 14. System identification.

This application report consists of two major sections. The first section details various hardware building blocks required for system interfacing. This provides a simple means of constructing a TMS32010-based system for many telecommunications applications. Included are circuit diagrams and their functional descriptions. These standard telecommunications interfaces provide a realistic medium for implementing digital signal processing algorithms based on

the TMS32010. Standard serial and parallel interfaces permit connection to most digital Private Branch Exchange (PBX) backplanes and Time Division Multiplex (TDM) systems. Standard combo-codec filters provide analog interfaces that conform to CCITT recommendations. Description of hardware PCM companding for use with combo-codec filters is useful with time-critical algorithms. Microphone, loudspeaker, and host system interfaces are also included.

The second section of the report examines the following TMS32010 applications based on the building blocks described in the first section:

- 1. Standalone analog interface
- 2. Telephony test-set interface
- 3. PBX backplane interface
- 4. 2/4-wire transformer interface
- 5. Three-way conference interface
- 6. ADPCM interface
- 7. DTMF detection interface.

## HARDWARE INTERFACE BLOCKS AND CIRCUITRY

The hardware circuit described in this section is divided into distinct modules or blocks. This modular approach allows flexibility in accommodating a wide range of telecommunications applications. These blocks can be placed together to fit a specific application. The following hardware blocks are detailed in the next sections of this application report:

- 1. TMS32010 and support circuit
- 2. Timing and control circuit
- 3. PCM linearization circuit
- 4. PBX/TDM interface circuit
- 5. Analog interface circuit
- 6. Host interface circuit.

The system block diagram, shown in Figure 1, illustrates how these blocks fit together around the TMS32010, the focal point of all activities. All blocks are directly connected to the TMS32010 data bus. The TMS32010 accesses all interfaces, except the program memory, using its I/O ports. Each interface is assigned to an I/O port. Port decode logic is used to decode the port address from the TMS32010 I/O space.




Figure 1. System Block Diagram

#### TMS32010 and Support Circuit

The TMS32010 serves as the hardware engine that performs the DSP algorithms. It interfaces to its peripherals via its I/O ports. Support circuitry for the TMS32010 includes memory and port decode logic and synchronization flip-flops. Table 1 indicates the TMS32010 port assignments for the application hardware constructed for this application report.

Table 1. TMS32010 Port Assignments

PORT	ASSIGNMENT		
0	Analog interface 1		
1	Analog interface 2,		
	Microphone and loudspeaker interface		
2	PBX/TDM interface 1		
3	PBX/TDM interface 2		
4	μ/A-law to two's-complement linear conversion		
5	Two's-complement linear to µ/A-law conversion*		
6	Host interface		
7	Not used		

<sup>\*</sup>To perform conversions, a write to port 4 is required. The converted value is read at port 5.

The TMS32010 can be reset by momentarily activating the reset switch, which provides a 6-ms pulse to the  $\overline{RS}$  input to the TMS32010. The device has one hardware interrupt ( $\overline{INT}$ ) and one software interrupt ( $\overline{BIO}$ ). The  $\overline{BIO}$  (branch on I/O) input to the TMS32010 is considered the low-priority

interrupt and is used for synchronizing to the 8-kHz framing pulse that drives the telecommunications interfaces (i.e., combo-codec filters and PBX/TDM interfaces). The  $\overline{INT}$  input is considered the high-priority interrupt and is used for communicating with the host processor via the host interface (see Table 2 for interrupt assignments). The  $\overline{INT}$  input becomes active when a command from the host is waiting to be processed. The reset and interrupt signals going to the TMS32010 are all synchronized.

Table 2. TMS32010 Interrupt Assignments

INTERRUPT	ASSIGNMENT
RS	Reset. Vector to location >000H in program memory. Initialization of all pointers and internal registers recommended.
INT	Hardware interrupt. Vector to location >002H in program memory. Interrupt service routine for performing host command processing.
BIO	Software interrupt. Program in wait state when using the BIOZ instruction, waiting for 8-kHz synchronization signal.

Figure 2 shows the TMS32010 and support circuitry. The TMS32010 (U1) has a 16-bit data bus that interfaces to all ports and program memory. All port decoding is accomplished with two SN74ALS138 decoders (U6 and U7), which provide the write and read port strobes, respectively.




Figure 2. TMS32010 and Support Circuit

The reset and interrupts are synchronized to the TMS32010 with an SN74ALS174 D-type flip-flop (U4). The TMS32010 12-bit address bus is used for addressing program memory and the individual ports. This address bus drives the TBP28S166 program memory PROMs (U2 and U3) and the port decode logic (U6 and U7). The PROMs are mapped into the lower 2K address space (>000H to >7FFH). Address bit A11 is used for decoding the lower and upper 2K program memory spaces.

## **Timing and Control Circuit**

The timing and control circuit supplies all the required clocking, timing, and control signals to operate the TMS32010 and interfaces. A 20.48-MHz clock is provided for the TMS32010. Derived from this clock are all the timing signals to operate the combo-codec filters, such as the 128-kHz clock for shifting data and the 8-kHz framing pulse for synchronization purposes (see Figure 3). External frame synchronization is permitted with an 8-kHz framing pulse

input. Note that the internal clock always operates asynchronously with the external system clock.

All timing and control signals are derived from a 20.48-MHz clock source (see Figure 4). The inverters (U12) are configured as an oscillator with a 20.48-MHz crystal and 10-kohm resistor. A decode counter (U8) divides the 20.48-MHz clock by 10 to produce a 2.048-MHz clock signal required by the combo-codec filters. A dual 4-bit binary counter (U9) divides the 2.048-MHz clock by 16 to produce a 128-kHz clock signal used by the combo-codec filters and related support circuitry to shift in/out serial data. U9 also divides the 128-kHz clock by 16 to produce an 8-kHz framing strobe (FS) used in the serial/parallel data conversion process and as a synchronization signal to the TMS32010. U10 and U11 are used to synchronize counters U8 and U9 to an external asynchronous 8-kHz framing pulse (FP). This permits synchronization to an external system, such as a PBX, on a frame-by-frame basis.




Figure 3. Clocking and Timing Diagram




Figure 4. Timing and Control Circuit

#### **PCM Linearization Circuit**

In digital telecommunications systems, speech is transmitted in an 8-bit nonlinear PCM code.  $\mu$ -law and A-law are the two most popular PCM coding schemes. For linear digital signal processing, the PCM code must be converted to two's-complement linear codes for processing by the TMS32010. After processing, the two's-complement linear code must be converted to the nonlinear PCM code. This conversion process can be performed in software on the TMS32010. A TMS32010 source code for the conversion process is provided in the application report, "Companding Routines for the TMS32010." In certain cases, there may not be enough time in an 8-kHz framing period to accomplish this conversion process.

For time-critical applications, hardware linearization is used to provide a faster conversion process. The conversion process is accomplished by using table lookup ROMs. To convert from one code to another, a value is written to port 4, followed by a read from port 4 or 5. Port 4 is read to convert from a nonlinear code value to a two's-complement linear value. Port 5 is read to convert a two's-complement linear value to a nonlinear code value. The TMS32010 performs a port write followed by a port read in 800 ns when driven by a 20-MHz clock source.

The linearization circuit uses a lookup table to perform the conversion process (see Figure 5). U18 converts 14-bit two's-complement linear PCM to 8-bit  $\mu$ /A-law PCM. U19 converts µ/A-law 8-bit PCM to 14-bit two's-complement linear PCM. Data to be converted is clocked into two SN74ALS574 octal D-type edge-triggered flip-flops (U13 and U14) when the TMS32010 writes to port 4. U13 and U14 contain the least- and most-significant bytes of data. respectively.  $\mu$ /A-law data is buffered to the data bus via U16. Data is enabled onto the data bus when the TMS32010 reads port 5. Note that only the least-significant byte is active on the data bus. Linear data is buffered to the data bus via U15 and U17, which contain the most- and least-significant bytes of data, repectively. Data is enabled onto the data bus when the TMS32010 reads port 4. The most-significant byte of data is clocked into U15 on the rising edge of the MEN output from the TMS32010.

FORTRAN programs that compute  $\mu$ -law PCM to 14-bit two's-complement linear PCM and vice versa are provided in the appendix. This computation generates the object file (in the INTEL data record format) for purposes of burning-in PROMs and EPROMs. A lookup ROM can also be programmed to generate patterns for test signal generator and DTMF encoder applications.

## PBX/TDM Interface Circuit

The PBX/TDM interface permits connection to serial and parallel digital PBX backplanes and TDM systems. An

example of a TDM system is a D1 channel bank that provides T1 carrier digital transmission on two-wire trunks between central offices. Each trunk provides 24 8-bit channels multiplexed in time. Each channel is intended to carry 8-bit companded PCM voice. The application hardware does not support any signalling functions in a T1 carrier connection.

Two PBX/TDM interfaces are provided in the application circuit to accommodate separate connections to receive (RX) and transmit (TX) paths. The hardware, as shown in Figure 6, is configured to interface onto an 8-bit parallel bus or serial PCM highway. The parallel bus interface provides three-state I/O, and the serial interface provides open-collector or three-state I/O. Selection between parallel or serial interface on the application circuit is hardware-selectable via a jumper. Each PBX/TDM interface occupies an I/O port on the TMS32010 I/O port map, as shown in Table 1. These interfaces are assigned to ports 2 and 3. The TMS32010 is synchronized to these ports via an 8-kHz framing pulse on its BIO input.

The two interfaces in this application circuit operate identically; therefore, only one interface, as shown in Figure 6, is described. The serial data input (SERIAL PCM IN) is converted to 8-bit parallel data via shift register U23. All timing and control signals are provided by the external system interface. SYSCLK is the external synchronous clock that drives U23. ITSEN (input time-slot enable) is synchronous with SYSCLK and clocks the 8-bit parallel data from U23 into U20 at an 8-kHz rate. Parallel data P7-P0 is clocked into U21 with the ITSEN signal at an 8-kHz rate. U20 and U21 are the storage registers for serial and parallel PCM data, repectively. Access to either of these registers by the TMS32010 is controlled on the application circuit via a jumper. The jumper routes the read port 2 signal from the TMS32010 to either U20 or U21, thereby selecting the serial or parallel data inputs. The PCM data output from the TMS32010 is clocked into U22 when a write to port 2 occurs. The parallel data in U22 is buffered to the system data bus via U26. U26 is an SN74LS244 line driver that provides high-current drivers to the external system PCM data bus. Data is enabled onto the external system PCM data bus when OTSEN (output time-slot enable) is active low.

For serial interfacing, the OTSEN signal loads the parallel data at U22 into shift register U24. Data is shifted to the PCM highway using the external system clock SYSCLK. The serial input pin (pin 10) is connected to the serial output pin (pin 9) on U24 to permit broadcasting the same PCM data on two or more consecutive time-slots on the PCM highway. OTSEN enables the data onto the PCM highway by controlling buffer U25. U25 drives either a three-state or open collector/drain PCM highway. U18 provides the logic which configures a three-state driver on U25 as an open-collector/drain driver.




Figure 5. PCM Linearization Circuit





Figure 6. PBX/TDM Interface Circuit

#### **Analog Interface Circuit**

Two analog interfaces are provided to access receive (RX) and transmit (TX) analog paths. These interfaces conform to CCITT recommendations through the use of industry-standard combo-codec filters. µ/A-law operation can be hardware-selected via a jumper on the application circuit, as shown in Figure 7. One of the interfaces also contains microphone and loudspeaker amplifiers, which can be used in a handsfree speakerphone application. The gain of both amplifiers is adjustable using potentiometers. The overall gain through the TMS32010 and combo-codec filters is fixed at 3 dB. Each analog interface occupies an I/O port on the TMS32010 I/O port map (see Table 1). These interfaces are assigned to ports 0 and 1. The analog interface containing the microphone and loudspeaker amplifiers is at port 1. The application hardware sets the electret condenser microphone current at 1 mA. The loudspeaker amplifier can drive a standard 8-ohm loudspeaker.

The transmission signal reference points are governed by the combo-codec filters.<sup>2</sup> These reference points for unbalanced line interfacing are summarized as follows: OUTPUT: 0 dBmO = 1.503-V RMS 1020-Hz sine wave between  $V_{OUT}+$  or  $V_{OUT}-$  and ground.

Referring to Figure 7, the TCM2913 (U27) combocodec filters<sup>2</sup> contain A/D and D/A converters and filters required for analog interfacing. A jumper is used to select either  $\mu$ /law or A-law operation on the combo-codec filters by controlling the voltage level of ASEL (pin 15) on U27. A +5 voltage selects  $\mu$ -law, and a -5 voltage selects A-law. Analog and digital grounds should be kept completely separate to avoid introducing digital switching noise in U27 and ground loops. The analog input to U27 is configured as a unity gain difference amplifier. U32 is the microphone amplifier that is configured as an inverting amplifier. The amplifier gain is controlled by a 1-Mohm potentiometer. The



NOTES: 1. Electret MIC current set at 1 mA.

- 2. Analog supply:  $+V_A = +5 V$ 
  - $-V_A = -5V$

Figure 7. Analog Interface Circuit

amplifier input is designed to interface to an electret condenser microphone. The microphone current is set at 1 mA via a 5-kohm resistor connected to the analog +5 V supply. The DC voltage component is removed by capacitively coupling the amplifier. The 0.05- $\mu$ F capacitor sets the highpass filter corner frequency at roughly 120 Hz. U32 is connected to U27, and the input gain at U27 is set at unity. The output transmission level at U27 is set at a 0-dB loss by strapping the PWR and GSR pins together.<sup>2</sup>

The loudspeaker amplifier is capacitively coupled to the U42 output, and fixed with a gain of 26 dB. However, a 100-kohm potentiometer attenuates the input, thereby acting as a volume control. The loudspeaker amplifier can drive an 8-ohm load. PCM data is clocked out of U27 at the PCM output pin (PCM OUT) at a rate of 128 kbit/s. U28 is a shift register that converts the serial data from U27 to 8-bit parallel data clocked into register U30 at an 8-kHz rate. The TMS32010 accesses register U30 when a read to port 1

occurs, which enables 8-bit data onto the least-significant byte of the 16-bit data bus. When data is being sent to the interface, the TMS32010 writes to port 1, which clocks 8-bit data into register U31. This data resides on the least-significant byte of the 16-bit data bus. Data at U31 is loaded into shift register U29 at an 8-kHz rate. This data is shifted out in serial format at a 128-kbit/s rate to the PCM input pin (PCM IN) of U27. The 128-kHz clock signal used for shifting serial data and the 8-kHz loading signal are provided by the system timing and control circuit as DCLK and FS,2 respectively.

#### **Host Interface Circuit**

The TMS32010 can be externally controlled (if desired) by a host processor via the host interface. The host interface contains three registers: an acknowledgement register, ACKR (U34); a command register, COMR (U35); and a status register, SR (U36). Figure 8 shows the host interface




Figure 8. Host Interface Circuit

circuit. The host writes commands to the COMR, which can be read by the TMS32010. The commands are completely defined by the user. The TMS32010 writes to the ACKR, which can be read by the host. The COMR and ACKR are assigned to port 6 in the TMS32010 I/O map. The read and write strobes from the TMS32010 and the host control the bits in the SR that are used for handshaking purposes with the host. Only the host can read the contents of the status register. For PBX applications, the host is located within the PBX

Handshaking signals are provided to control data transfers across the host interface. The host can access these signals by reading a two-bit SR, which resides on the two least-signficant bits of the host 8-bit data bus. The SR should reside in the host I/O port map or memory map. When reading the SR, the host must mask out the six most-significant bits since they are unknown. When a system reset occurs, the SR is set to 3H (xxxxxx11). When the host writes

a command to the COMR, the SR is set to 1H (xxxxxx01), and the TMS32010 is interrupted. The TMS32010 then reads the command value in the COMR. This sets the SR to 3H.

When the TMS32010 completes processing the command, it responds to the host by writing an acknowledgement value to the ACKR, which sets the SR to 2H. The host reads the SR to determine if the TMS32010 has processed the command. If the command has been processed, the host reads the acknowledgement value in the ACKR. This sets the SR to 3H, which indicates that the command transaction has been satisfactorily completed by the TMS32010 and the host. The acknowledgement value can be dummy values or data being retrieved from the TMS32010. If the TMS32010 has not completed processing the command, the SR will read 1H or 3H. If the SR stays at 1H or 3H for an abnormally long period of time, a possible fault or problem is indicated. Table 3 shows the possible SR values and their interpretation.

Table 3. Host Interface Status Register Interpretation

HOST*	SR VALUE	COMSEND (bit 1)	COMACK (bit 0)	DESCRIPTION
Α	он	0	0	These conditions should not occur. Potential
A	1H 2H	0	0	problems are indicated.
A	3Н	1	1	Idle command processing state.
В	он	0	0	Not allowed. Potential problem is indicated.
В	1H	0	1	The TMS32010 has not yet started processing the host command. Potential problem is indicated.
В	2H	1	0	The TMS32010 has completed processing the host command. Data is waiting for the host.
В	3H	1	1	The TMS32010 has started, but not completed, processing the host command.

<sup>\* &</sup>quot;HOST" refers to the command transaction state. "A" indicates that the command transaction is completed, or that a host command has not been sent. "B" indicates that a host command has been sent and that a command transaction is in progress.

The TMS32010 can process commands from the host in the following suggested manner: The command value written by the host, with an offset added to it, becomes the command vector or subroutine for the TMS32010. This is accomplished in software with a sequence of actions using the TMS32010. The interrupt service routine reads the host command value at port 6 (COMR) and stores it in internal data RAM (using the IN instruction). This value is then stored in the accumulator (using the LAC instruction). Using the AND instruction, the command value is masked to zero the 24 most-significant bits, and the new value is stored in memory. Masking is required because the eight mostsignificant bits on the TMS32010 data bus are unknown when reading the host interface port. A minimum offset of 4 is added to the masked command value in the accumulator (using the ADDS or ADD instruction). The offset is added to the command value to ensure that the resulting command vector does not overlap the reset and interrupt vector spaces. The next step is to vector to the subroutine via the CALA instruction. The CALA instruction uses the value in the accumulator as the subroutine vector. This forces the TMS32010 to begin executing a subroutine located at the command vector value in program memory space. Shown below is the source code sequence for the TMS32010.

ISR IN x,6; read host command in COMR
LAC x,0; load host command in ACC
AND y; mask host command
ADD z; add an offset to host command
CALA; call subroutine

Note that ISR (interrupt service routine) is a label. During the TMS32010 initialization routine, the values > FFH and >4 are stored in locations y and x in data memory, respectively.

The TMS32010 communicates with the host on a byte data-transfer basis. The least-significant byte of the host and TMS32010 data bus is used. When the host issues a command, it writes one byte of data to COMR (U35), as shown in Figure 8. WRCOM (write command) is the write strobe from the host and is active low. Both flip-flops in U36 represent the SR. WRCOM sets a flip-flop in U36, thereby setting COMSEND (command send) low and interrupting the TMS32010. COMSEND is bit 1 in the SR. During the TMS32010's interrupt service routine, the TMS32010 reads host commands at port 6, which enables data from U35 onto the data bus. The port 6 read strobe sets COMSEND high, indicating that the command is being processed. When the TMS32010 responds to the command, it writes one byte into the ACKR U34 at port 6. This sets the second flip-flop in U36, thus forcing COMACK (command acknowledge) low. This indicates command processing is completed. COMACK is bit 0 in the SR. The host reads the ACKR (U34) by enabling data onto its bus using the RDACK (read acknowledge) strobe, which is active low and sets COMACK high. The host can read the SR (U36) with strobe RDSTAT

(read status register), which is active low. U36 sets COMACK and COMSEND high when the TMS32010 is reset. A timing diagram illustrating the host transaction is shown in Figure 9.

#### INTERFACING APPLICATIONS

In this second section of the report, several telecommunications applications are discussed. First, an analog interface hardware application is examined, which is useful in self-contained standalone designs, such as analog repeaters or analog PBX designs. Then, a telephony test-set application is shown. This is useful as a self-contained standalone test tool or as a diagnostic function within a PBX. Finally, digital PBX applications in the following areas are described: PBX backplane interface, 2/4 wire transformer interface, three-way conference interface, ADPCM interface, and DTMF detection interface. It is important to note that the telecommunications designer can combine several applications using one TMS32010 to perform multiple functions.

These applications utilize the interface blocks previously described and the TMS32010 for performing digital signal processing algorithms. However, the scope of this report is not to discuss the DSP algorithms, but rather to demonstrate how these applications can be made possible using the telecommunications interface circuits. Application reports are available, which implement digital signal processing algorithms for telecommunications applications using the TMS320 family. 3,4,5


#### Standalone Analog Interface

The standalone analog interface is useful where remote or independent operation is required. Some examples of standalone applications are adaptive repeaters and handsfree telephones (speakerphones), as shown in Figure 10.

The standalone analog interface contains elements from the following hardware blocks previously described:

- 1. TMS32010 and support circuit,
- 2. Timing and control circuit, and
- 3. Analog interface circuit.

Figure 10 illustrates the hardware configuration for a handsfree telephone application. The TMS32010 performs adaptive filtering and voice-switching functions. The analog interface circuit provides two combo-codec filters to interface to the analog telephone line, loudspeaker, and microphone. The combo-codec filters perform filtering of the analog I/O, and A/D and D/A conversion. The serial data streams to and from the combo-codec filters are converted to parallel format that permits interfacing to the TMS32010's parallel I/O. The TMS32010 easily interfaces to combo-codec filters using 8-bit shift registers and octal D-type flip-flop registers. Both combo-codec filters share one set of shift registers at the serial interface. The timing and control circuit provides all the signals required to synchronize and control the combo-codec filters, registers, and TMS32010.



NOTE: Only host transaction data bursts shown.

Figure 9. Host Transaction Timing Diagram




Figure 10. Handsfree Telephone System Diagram

## **Telephony Test-Set Interface**

A telephony test-set is a useful tool for testing analog interfaces in telecommunications. It can also be used in a PBX design where analog line testing diagnostics are required. The application shown in Figure 11 is a standalone system.

A test-set application uses the following hardware blocks:

- 1. TMS32010 and support circuit,
- 2. Timing and control circuit,
- 3. Analog interface circuit,
- 4. Host interface circuit, and
- 5. PCM linearization circuit (optional).

Balanced inputs and outputs are required in a test-set application. The TMS32010 can be programmed to measure noise, distortion, signal levels, etc., and serve as a network simulator for analog telephony circuits. The electrical performance of the combo-codec filters is a limiting factor on measurements and simulations that can be performed. Figure 11 shows a possible telephony test-set system configuration. All measurements are under control of a host processor. The host interfaces to a control input, such as a keyboard or human interface I/O, and a display, such as a CRT. Measurement parameters can be modified via the control interface, and the actual measured values displayed. All transfers between the host and application circuit are performed via the host interface.

A possible test-set function may be a sine-wave signal generator. The TMS32010 produces a digital sine wave,

which is converted to the analog domain via the combo-codec filters in the analog interface circuit. TMS32010 source code for a precision sine-wave generator is given in the application report, "Precision Digital Sine-Wave Generation with the TMS32010."6 Note that this algorithm produces linear samples that must be converted to  $\mu$ -law or A-law PCM samples. TMS32010 source code for performing this conversion can be found in the application report, "Companding Routines for the TMS32010." Hardware conversion is also possible using the PCM linearization circuit, described in the previous major section of this report.

## PBX Backplane Interface

A backplane is an interconnect system with its mechanical, electrical, pin assignments, and interaction protocol rigidly defined. Mechanically, a backplane is a printed circuit board with connectors that reside at the rear of a card-cage, providing electrical interconnection between cards plugged into these connectors. Architecturally, a backplane has a set of protocols that control data transfers between interconnected cards. This application report concerns itself only with some architectural aspects of possible PBX backplanes.

Two types of backplanes are used in most PBX designs: serial and parallel. The serial backplane is the most popular. Interfacing with standard codecs is simple, because they contain serial input and output ports. In some modern PBXs, a parallel backplane is used, which eases hardware interfacing since standard byte-wide logic can be used. In either system,




Figure 11. Telephony Test-Set System Diagram

this application circuit can serve as a signal processing module to perform specialized functions, such as DTMF detection, echo cancellation, noise reduction, and conferencing. The host processor determines which PCM channels are assigned to the signal processing module.

A typical PBX backplane contains one or more serial PCM highways or an 8/16-bit PCM bus, system address and data buses, and system control lines (see Figure 12). The system address bus is used by the host processor to access all the peripherals or modules connected to the backplane. The data transfers occur across the data bus between the host processor and modules. The system control lines are typically read and write strobes used by the host processor to control these data transfers. The system clock and 8-kHz framing pulse are used for synchronizing access to the PCM highway or bus. In most systems, time-slot enable control lines are provided to access individual PCM channels. The time-slot enable control lines are provided by either the backplane with a control card using time-slot decode circuitry or cardresident time-slot decode circuitry. The application circuit does not provide any time-slot decoding; however, it provides the flexibility to interface to most systems through the external signals ITSEN and OTSEN.




Figure 12. Typical Backplane Configuration

In Figure 13, the framing pulse is used to indicate the start of a frame. The framing pulse, usually one system clock cycle wide, is synchronous with the system clock and synchronizes all peripherals connected to the PCM highway or bus. Many PCM systems are based on a 2.048-MHz system clock, which provides 32 channels on a serial PCM highway or 256 channels on an 8-bit parallel PCM bus.

The backplane application hardware requires the following blocks:

- 1. TMS32010 and support circuit,
- 2. Timing and control circuit,
- 3. Two PBX/TDM interface circuits for use with receive and transmit channels,
- 4. Host interface circuit, and
- 5. PCM linearization circuit for critical realtime applications (optional).

Each PBX/TDM interface contains a serial input port, serial open-drain/collector, three-state output ports, and an 8-bit wide three-state parallel output port. These ports directly connect to the PCM bus or highway on the backplane. An external device or circuit is required to provide the time-slot enables ITSEN and OTSEN (see Figure 14). The host determines which channels reside in time-slots on the PCM backplane, and writes information to a time-slot controller residing in the peripheral or module connected to the backplane. The controller then furnishes the input and output time-slot enables ITSEN and OTSEN, respectively. ITSEN assigns to the application circuit the PCM data in the corresponding time-slot on the PCM backplane. OTSEN enables PCM data from the application circuit onto the appropriate time-slot on the PCM backplane. The application hardware permits broadcasting PCM data onto several timeslots on the PCM backplane.

#### 2/4-Wire Transformer Interface

The 2/4-wire transformer is useful for interfacing directly to 2-wire trunks or telephone lines. The transformer application requires the following hardware blocks:

- 1. TMS32010 and support circuit, and
- 2. Analog interface circuit.


Figure 15 shows how a 2/4-wire transformer is connected to the analog interface circuit. VOLT + drives a load resistor (RL) in series with the transformer. This series arrangement produces a 6-dB loss between VOUT + and the telephone line. The load resistor balances the transmission line. The input is arranged so that the output signal reflected back at the transformer to input V<sub>IN</sub> + is minimized. This is accomplished by subtracting VOUT + using the VINinput in a difference amplifier configuration. The return loss will be a function of matching RL to the telephone-line impedance. A mismatch between the load RL and the telephone line will worsen the return loss. The transmissionsignal reference points were described in the analog interface circuit section. Information on 2/4-wire analog interfacing that conforms to FCC Rules Part 68 can be found in reference [7].

#### Three-Way Conference Interface

A popular PBX feature is three-way conferencing. In analog PBXs, conferencing is easily accomplished with opamps in a summing configuration. The problem is not trivial in digital PBXs.  $\mu$ /A-law encoded PCM samples cannot be directly summed together with standard adders (i.e., SN74LS283s) because of the nonlinear encoding scheme used. These PCM values must first be converted to linear values, summed, then converted back to  $\mu$ /A-law PCM. This function is possible with the TMS32010. As mentioned previously, the PCM samples can be linearized in software¹ or in hardware.

For a three-way conference, the application hardware (see Figure 16) contains the following modules:

- 1. TMS32010 and support circuit,
- 2. Timing and control circuit,



- NOTES: 1. Each time-slot corresponds to one channel, 8-bits wide. There are 256 channels per 125-µs frame.
  - 2. Each time-slot corresponds to one channel, 8-bits long. There are 32 channels per  $125-\mu s$  frame.

Figure 13. Possible Backplane Timing





Figure 14. Typical Backplane Interface



NOTES: 1. R<sub>L</sub> balances telephone line.

- 2. 6-dB loss from VOUT and to telephone line.
- 3. 6-dB gain from telephone line to GSX.

Figure 15. 2/4-Wire Transformer Connection

- 3. Three PBX/TDM interface circuits, and
- 4. PCM linearization circuit (optional).

Three-way conferencing is the simplest method of conferencing; however, some system considerations are required. Return loss and noise performance are most important factors in a conferencing design. Return loss refers to the amount of attenuation of a reflected signal: the larger the return loss, the smaller the reflected signal. Reflections occur where there are 2/4-wire conversions in the network. In long network paths, such as satellite links, these reflections manifest themselves as echoes. (The application report, "Digital Voice Echo Canceller with a TMS32020,"5 describes the implementation of an echo canceller using the TMS32020, the second-generation digital signal processor of the TMS320 family.) Return loss affects the "singing" margin and echo performance of the conference. "Singing"

refers to an oscillatory state in a closed-loop system that occurs when excessive gain is inserted in the loop. Summing of two or more parties into a conference decreases the return loss, thereby increasing the chances of "singing" and degrading echo performance. In a three-way conference, the simplest method to reduce the effects of return loss is to insert transmission loss into the receive (RX) or transmit (TX) paths.

In the three-way conference node shown in Figure 17, each party is connected only to the other two parties, not to itself. Normally, the return loss is dominated by the party with the worst reflections. In a worst-case condition, if these two parties have similar reflection characteristics, the return loss decreases by 6 dB. To offset this, the transmission levels at summing junctions are decreased by 6 dB, i.e., a 6-dB loss insertion at TX IN or RX OUT. The loss insertion




Figure 16. Three-Way Conference System Diagram




Figure 17. Three-Way Conference Configuration

slightly degrades noise performance. Noise performance refers to the subjective transmission quality of band-limited voice vs. band-limited noise. The noise performance of a conference, where all parties are summed together, always degrades to the party with the worst signal-to-noise ratio. In conferences where a large number of parties are connected together, voice-switching is used to limit the number of talkers summed together at one time, thereby limiting coh and noise performance degradation. Stringing together several three-way conferences to make a larger conference is not recommended, because noise performance will be substantially reduced due to compounded 6-dB insertion losses. The removal of this loss would likely degrade the echo performance of the conference and increase the chances of "singing".

The TMS32010 source code in Figure 18 can be used for a three-way conference. PCM linearization can be performed in hardware or software. The user can insert the appropriate linearization code in the space provided. Memory locations TA, TB, and TC correspond to the TX IN inputs at ports X, Y, and Z, respectively. Memory locations RA, RB, and RC correspond to the RX OUT outputs at port X, Y, and Z, respectively. The PBX supervisor maps the TMS32010 ports to their appropriate time-slots on the backplane. The 6-dB insertion loss is accomplished by a 15-position right-shift on the TX IN samples when loading the accumulator. This results in an effective single-position left-shift when using the upper 16-bits of the accumulator. Note that in the following code, WAIT is a label.

```
WAIT BIOZ
              WAIT
                     ; wait for 8-kHz interrupt
       IN
              TA.X
                     ; input ports to memory
       IN
              TB.Y
       IN
              TC.Z
* Insert mu-/A-law to two's-complement linear
* conversion code here for ports X, Y, and Z.
       LAC
              TA,15; sum ports X and Y for
                        port Z
       ADD
              TB.15
       SACH RC.0
       LAC
              TB.15
                     ; sum ports Y and Z for
                      ; port X
              TC.15
       ADD
       SACH RA.0
       LAC
              TA,15
                    ; sum ports X and Z for
                       port Y
              TC,15
       ADD
       SACH RB,0
* Insert two's-complement linear to mu-/A-law
* conversion code here for ports X, Y, and Z.
       OUT
              RA,X
                    ; output memory locations
                        to ports
       OUT
              RB.Y
              RC,Z
       OUT
       В
              WAIT
       END
```

Figure 18. Three-Way Conferencing Source Code

#### ADPCM Interface

Adaptive Differential Pulse Code Modulation (ADPCM) is a method of increasing voice-band transmission capacity. ADPCM is used in telecommunications systems to transcode 64-kbit/s PCM to 32-kbit/s ADPCM, thereby doubling the capacity of a transmission system. An implementation of a full-duplex ADPCM on a single TMS32010 is described in the application report, "32-kbit/s ADPCM with the TMS32010,"3 Although it does not provide bit-by-bit compatibility with CCITT recommendations, it follows the recommended model. The same report also describes the TMS32010 implementation of a half-duplex 32-kbit/s ADPCM algorithm recommended by CCITT.

The following paragraphs briefly examine two of many possible ADPCM applications: voice mail and transcoding in a PBX design.

Voice-mail in a PBX application is possible by using the ADPCM transcoder and the host processor. The application hardware for a voice-mail function, shown in Figure 19, requires the following modules:

- 1. TMS32010 and support circuit,
- 2. PBX/TDM interface circuit, and
- 3. Host interface circuit.

The ADPCM algorithm is stored on the TMS32010's program memory ROMs. The PBX supervisor instructs the host to initiate the voice-mail function and maps the PBX/TDM interface circuit to the appropriate time-slot on the backplane. The host initiates the transaction by writing a command to the application circuit and waits for ADPCM samples. The TMS32010 reads the  $\mu$ /A-law PCM sample from the PBX/TDM interface. It then performs the PCM to ADPCM transcoding function. The ADPCM sample is then written to the host interface. The host reads the ADPCM samples at the host interface and stores them in a highcapacity storage device, such as a hard disk or bubble memory. At some point, the PBX supervisor instructs the host to terminate the transaction with the application circuit. When the mail is to be delivered, the PBX supervisor again instructs the host to initiate the transaction with the application circuit, and maps the PBX/TDM interface to the appropriate time-slot on the backplane. The host initiates the transaction by writing a command to the application circuit. The application circuit then waits for ADPCM samples from the host. The host retrieves the ADPCM sample from the storage device and writes it to the host interface. The TMS32010 reads the ADPCM sample, then performs the ADPCM to




Figure 19. Voice-Mail System Diagram

PCM transcoding function, and writes the PCM sample to the PBX/TDM interface.

Transcoding within a PBX is possible between an 8-bit PCM highway and a 4-bit ADPCM highway. The transcoding application requires the following hardware blocks, as shown in Figure 20:

- 1. TMS32010 and support circuit,
- 2. Timing and control circuit, and
- 3. Two PBX/TDM interface circuits.

The PBX supervisor assigns the PBX/TDM interfaces to their respective time-slots on the PCM and ADPCM highways. The TMS32010 reads the sample from one of the interfaces, performs the transcoding function, then writes the sample to the second interface. The reverse operation is also applied, thereby providing full-duplex operation.

#### **DTMF Detection Interface**

In modern PBXs, DTMF detection is used to implement call features. DTMF signalling from the station-set is interpreted by the PBX for various features, such as outside line access, call-forwarding, conferencing, and voice-mail. DTMF detection is an integral part of any PBX design. DTMF detection is a popular signal processing function easily implemented on the TMS32010. TMS32010 source code for the DTMF detector is given in reference [4]. Multiple-channel DTMF detection is possible with a single TMS32010.

The DTMF detection application contains the following modules:

- 1. TMS32010 and support circuit,
- 2. Timing and control circuit,
- 3. Host interface circuit,
- 4. PBX/TDM interface circuit, and
- 5. PCM linearization circuit (optional).

The DTMF detection algorithm<sup>4</sup> requires PCM linearization. When the DTMF detection algorithm used is time-critical and software linearization is not possible, the PCM linearization circuit is needed. A system diagram for DTMF detection is shown in Figure 21.

An example of system operation is as follows: The PBX supervisor is informed that a station-set is in an off-hook condition. The PBX supervisor prepares for DTMF detection by mapping the PBX/TDM interface and station-set to the same time-slot, and instructing the host to detect digits and implement features. Note that the station-set is interfaced to the PBX backplane with a line-card. The host writes a command to the host interface instructing the application circuit to begin DTMF detection. The host waits for digits to be returned at the host interface. The TMS32010 reads samples from the PBX/TDM interface and implements the DTMF detection algorithm. When a DTMF digit is detected,

the value is written to the host interface. The host reads the digit and implements the requested feature. The host then writes a command to the host interface, instructing the application circuit to terminate DTMF detection.

#### SUMMARY

The TMS32010 is well suited for a variety of telecommunications applications, ranging from trunk circuits to PBX systems. The hardware described in this application report allows the designer to apply some new ideas to end-product designs. Various digital PBX applications in the following areas were described: PBX backplane, 2/4-wire transformer connection, telephony test-set, three-way conferencing, ADPCM transcoding, and DTMF detection. Standalone systems applications, such as analog interfaces and testing, were also shown. All the applications can be transposed to the TMS32020, the second-generation digital signal processor.

The TMS32010 offers cost-effective solutions for many telecommunications applications requiring digital signal processing. Further cost reduction is possible using the TMS320M10. This mask version of the TMS32010 provides a 1523-word on-chip program ROM. Texas Instruments provides easy-to-use low-cost tools for circuit and algorithm development. The entire TMS320 family of digital signal processors is extensively supported by a staff of application engineers at the factory and in the field.

## REFERENCES

- Companding Routines for the TMS32010 (Application Report), Texas Instruments (1984).
- Types TCM2913, TCM2914, TCM2916, TCM2917
   Combined Single-Chip PCM Codec and Filter (Data
   Sheet SCTS012), Texas Instruments (1983).
- J.B. Reimer, M.L. McMahan, and M. Arjmand, 32-kbit/s ADPCM with the TMS32010 (Application Report), Texas Instruments (1985).
- 4. § P.Mock, "Add DTMF Generation and Decoding to DSP-μP Designs," EDN (March 21, 1985).
- D.G. Messerschmitt, D.J. Hedberg, C.R. Cole, A. Haoui, and P. Winship, *Digital Voice Echo Canceller with a TMS32020* (Application Report), Texas Instruments (1985).
- Precision Digital Sine-Wave Generation with the TMS32010 (Application Report), Texas Instruments (1984).
- G. Dash, "Understand FCC Rules When Designing Telecomm Equipment," EDN (May 16, 1985).




Figure 20. PBX Transcoder System Diagram




Figure 21. DTMF Detection System Diagram

## APPENDIX

## **PCM Linearization Code**

#### Page 1 Microsoft FORTRAN77 V3.04 02/01/83

Page 2 Microsoft FORTRAN77 V3.04 02/01/83

```
D Line# 1 7
                                                                                D Line# 1
      1 C**********************
                                                                                     50 C
                                                                                             SUBROUTINE HEXFILE (DEC, LABL, SIZE)
                                                                                     51
      3 C THIS PROGRAM COMPUTES MU-LAW PCM TO 14-BIT TWO'S COMPLEMENT
                                                                                     52
                                                                                             CHARACTER LABL*9, REC, HX
      4 C LINEAR CODES FOR PURPOSES OF PROGRAMMING PROMS AND EPROMS.
                                                                                             INTEGER DEC, SIZE, SUM, ADDR, CH
                                                                                     53
      5 C
                                                                                     54
                                                                                             DIMENSION DEC(SIZE), REC(43), HX(16), CH(43)
      6 C GENERATED IS AN OBJECT FILE IN THE INTEL DATA RECORD FORMAT.
                                                                                     55
                                                                                             OPEN(1,FILE=LABL,STATUS='NEW')
                                                                                             HX(1)='0'
      8 C WRITTEN BY JEFF ROBILLARD, TEXAS INSTRUMENTS INC.
                                                                                     57
                                                                                             HX(2)=/1/
      9 C
                   AUGUST 6, 1985
                                                                                     58
                                                                                             HX(3)=/2
     10 C
                                                                                     59
                                                                                             HX (4)=131
     11 C****************************
                                                                                     60
                                                                                             HX(5)=444
     12 C
                                                                                             HX(6)=151
                                                                                     61
     13 C PROGRAM WRITTEN ON THE TEXAS INSTRUMENTS PROFESSIONAL COMPUTER
                                                                                     62
                                                                                             HX(7)=161
     14 C USING MICROSOFT FORTRAN.
                                                                                     63
                                                                                             HX(8)=/7/
     15 C
                                                                                     64
                                                                                             HX(9)=181
     65
                                                                                             HX (10)= '9'
     17 C
                                                                                     66
                                                                                             HX (11)='A'
     18 C MU-LAW LINEARIZATION FORMULA:
                                                                                     67
                                                                                             HX (12)='B
     19 C S=SEGMENT
                                                                                     68
                                                                                             HX (13)=10:
     20 C Q=QUANTIZATION CHORD
                                                                                     49
                                                                                             HX (14)='D'
     21 C
                                                                                     70
                                                                                             HX (15)='E'
    22 C LIN=(2**S(2*0+33))-33
                                                                                     71
                                                                                             HX (16)='F'
     23 C
                                                                                             CH(2)=1
    73
                                                                                             CH(3)=0
     25 C
                                                                                             CH(8) = 0
    26 C DEFINE CONSTANTS AND INITIALIZE
                                                                                     75
                                                                                             CH(9)=0
    27 C
                                                                                     76
                                                                                             REC(1)=':'
    28
             INTEGER S.Q.LIN.LINBB
                                                                                     77
                                                                                             I=SIZE/16
     29
             DIMENSION LINBB(512)
                                                                                     78
                                                                                             DO 1000 J=1,I,1
    30 C
                                                                                     79
                                                                                             ADDR=(J-1)*16
    31 C 2'S COMPLEMENT LINEARIZATION CALCULATION
                                                                                     80
                                                                                             CH(4)=ADDR/4096
    32 C
                                                                                     81
                                                                                             CH(5)=MOD(ADDR, 4096)/256
             DO 100 J=1,128,1
    33
                                                                                             CH(6)=MOD(ADDR, 256)/16
                                                                                     82
    34
             JJ=J-1
                                                                                     83
                                                                                             CH(7)=MOD(ADDR, 16)
     35
             Q=MOD(JJ, 16)
                                                                                     84
                                                                                             DO 2000 L=1.16.1
    36
             S=JJ/16
                                                                                     85
                                                                                             LL=(L-1)*2+10
    37
1
             LIN=(2**S*(2*Q+33))-33
                                                                                     86
                                                                                             CH(LL)=DEC(ADDR+L)/16
     38
             LINBB(J)=LIN/256
                                                                                     87
                                                                                             CH(LL+1)=MOD(DEC(ADDR+L),16)
    39
             LINBB(128+J)=(65536-LIN)/256
                                                                                     88
                                                                                        2000 CONTINUE
     40
             LINBB(256+J)=MOD(LIN, 256)
                                                                                     89
                                                                                             SUM=0
             LINBB(384+J)=MOD((65536-LIN),256)
    41
                                                                                     90
                                                                                             DO 3000 M=2,40,2
    42
         100 CONTINUE
                                                                                     91
                                                                                             SUM=SUM+(CH(M)+16)
    43
             LINBB(129)=0
                                                                                     921
                                                                                         3000 CONTINUE
    44
             LINBB(385)=0
                                                                                     93
                                                                                             DO 3100 M=3.41.2
    45
             CALL HEXFILE (LINBB, 'U-LIN. HEX', 512)
                                                                                     94
                                                                                             SUM=SUM+CH(M)
    46
             STOP LINEARIZATION COMPLETED
                                                                                     95
                                                                                        3100 CONTINUE
    47
             END
                                                                                     94
                                                                                             SUM=256-MOD(SUM, 256)
                                                                                     97
                                                                                             CH(42)=SUM/16
                 Offset P Class
Name Type
                                                                                     98
                                                                                             CH(43)=MOD(SUM, 16)
                                                                                     99
                                                                                             DO 4000 N=2.43.1
      INTEGER*4
                    2050
                                                                                    100
                                                                                             REC(N)=HX(CH(N)+1)
      INTEGER#4
JJ
                    2062
                                                                                    101 4000 CONTINUE
LIN
      INTEGER*4
                    2074
                                                                                    102
                                                                                             WRITE(1,1300) (REC(K2),K2=1,43,1)
LINBB
      INTEGER#4
                      2
                                                                                    103
                                                                                        1000 CONTINUE
MOD
                          INTRINSIC
                                                                                    104
                                                                                             WRITE(1,1400)
0
       INTEGER*4
                    2066
                                                                                    105
                                                                                             CLOSE(1)
S
      INTEGER*4
                   2070
                                                                                    106 1300 FORMAT(43(A1))
     48 C
                                                                                        1400 FORMAT( : 00000001FF )
                                                                                    107
    49 C INTEL RECORD FORMAT GENERATOR
                                                                                    108
                                                                                             RETURN
```

#### Page 3 Microsoft FORTRAN77 V3.04 02/01/83

Page 1 Microsoft FORTRAN77 V3.04 02/01/83

10	e# 1 7 09 END		
Name	Туре	Offset F	Class
ADDR	INTEGER*4	2326	
CH	INTEGER#4	2138	
DEC	INTEGER*4	0 +	•
нх	CHAR*1	2121	
I	INTEGER*4	2310	
J	INTEGER#4	2314	
K2	INTEGER*4	2358	
L.	INTEGER*4	2330	
LABL	CHAR*9	4 1	•
LL	INTEGER#4	2342	
м	INTEGER*4	2350	
MOD			INTRINSIC
N	INTEGER*4	2354	
REC	CHAR*1	2078	
SIZE	INTEGER*4	8 1	•
SUM	INTEGER*4	2346	
Name	Туре	Size	Class
HEXFII	-		SUBROUTINE PROGRAM

109 Source Lines

```
D Line#1 7
    1 C*********************************
    3 C THIS PROGRAM COMPUTES 14-BIT TWO'S COMPLEMENT LINEAR TO MU-LAW PCM
    4 C CODE FOR PURPOSES OF PROGRAMMING PROMS AND EPROMS.
    6 C GENERATED IS AN OBJECT FILE IN THE INTEL DATA RECORD FORMAT.
    8 C WRITTEN BY JEFF ROBILLARD, TEXAS INSTRUMENTS INC.
    9 C
                AUGUST 6, 1985
    10 C
   13 C PROGRAM WRITTEN ON THE TEXAS INSTRUMENTS PROFESSIONAL COMPUTER
    14 C USING MICROSOFT FORTRAN.
   15 C
   17 C
   18 C MU-LAW TO LINEAR CONVERSION:
    19 C SESEGMENT
    20 C Q=QUANTIZATION CHORD
   21 C
    22 C DETERMINE S BY TABLE LOOK-UP
    23 C Q=INT(INT((LIN+33)/2**$)/2
   26 C
    27 $STORAGE: 2
           INTEGER L,S,CPAND
    28
    29
           INTEGER*2 ULAW
           DIMENSION ULAW(16384)
    30
   31
           DO 100 J=1,32,1
   32
           S=0
   33
           L=J-1
1
           ULAW(J)=CPAND(L,S)
   34
   35
        100 CONTINUE
1
    36
           DO 110 J=33,96,1
   37
           S=1
    38
           L=J-1
           ULAW(J)=CPAND(L,S)
    39
    40
        110 CONTINUE
    41
           DO 120 J=97,224,1
   42
           S=2
    43
           L=J-1
   44
           ULAW(J)=CPAND(L,S)
    45
        120 CONTINUE
           DO 130 J=225,480,1
    46
   47
           S=3
    48
           L=J-1
    49
           ULAW(J)=CPAND(L.S)
1
        130 CONTINUE
    50
    51
           DO 140 J=481,992,1
   52
           S=4
    53
           L=J-1
    54
           ULAW(J)=CPAND(L,S)
    55
        140 CONTINUE
    56
           DO 150 J=993, 2016, 1
    57
    58
           L=J-1
   59
           ULAW(J)=CPAND(L,S)
1
```

101

HX(9)='8'

#### Page 2 Microsoft FORTRAN77 V3.04 02/01/83

Page 3 Microsoft FORTRAN77 V3.04 02/01/83

```
D Line# 1
              7
                                                                                        D Line# 1
          150 CONTINUE
     60
                                                                                             102
                                                                                                       HX(10)=191
              DO 160 J=2017,4064,1
     61
                                                                                             103
                                                                                                       HX (11)= A
     62
                                                                                            104
                                                                                                       HX(12)=/B
     63
              L=J-1
1
                                                                                             105
                                                                                                       HX (13)=101
1
     64
              ULAW(J)=CPAND(L.S)
                                                                                            106
                                                                                                       HX(14)='D'
     65
          160 CONTINUE
1
                                                                                             107
                                                                                                       HX(15)= E
     66
              DO 170 J=4065,8192,1
                                                                                            108
                                                                                                       HX(16)='F
     67
              S=7
                                                                                             109
                                                                                                       CH(2)=1
     68
              L=J-1
                                                                                            110
1
                                                                                                       CH(3)=0
     69
              ULAW(J)=CPAND(L,S)
                                                                                            111
                                                                                                       CH(8)=0
     70
          170 CONTINUE
                                                                                                       CH(9)=0
1
                                                                                            112
     71
              DO 200 J=1,8192,1
                                                                                            113
                                                                                                       REC(1)=/:
     72
              ULAW(16384-J+1)=128+ULAW(J)
                                                                                            114
                                                                                                       I=SIZE/16
1
     73
          200 CONTINUE
                                                                                             115
                                                                                                       DO 1000 J=1.I.1
     74
              CALL HEXFILE (ULAW, 'LIN-U.HEX', 16384)
                                                                                                       ADDR=(J-1)*16
                                                                                            116
     75
              STOP'U-LAW COMPANDING COMPLETED'
                                                                                            117
                                                                                                       CH(4)=ADDR/4096
                                                                                                       CH(5)=MOD(ADDR, 4096)/256
     76
              END
                                                                                            118
                                                                                        1
                                                                                            119
                                                                                                       CH(6)=MOD(ADDR, 256)/16
Name
      Type
                    Offset P Class
                                                                                        1
                                                                                            120
                                                                                                       CH(7)=MOD(ADDR, 16)
                                                                                                       DO 2000 L=1,16,1
                                                                                            121
CPAND
       INTEGER*2
                             FUNCTION
                                                                                            122
                                                                                                       LL=(L-1)*2+10
. 1
       INTEGER#2
                     32770
                                                                                            123
                                                                                                       CH(LL)=DEC(ADDR+L)/16
       INTEGER*2
                     32778
                                                                                            124
                                                                                                       CH(LL+1)=MOD(DEC(ADDR+L),16)
                                                                                            125
8
       INTEGER*2
                    32776
                                                                                                 2000 CONTINUE
ULAW
       INTEGER*2
                                                                                        1
                                                                                            126
                                                                                                       SUM=0
                                                                                            127
                                                                                                       DO 3000 M=2,40,2
                                                                                            128
                                                                                                       SUM=SUM+(CH(M)+16)
     77 C
                                                                                             129
                                                                                                  3000 CONTINUE
     78 C U-LAW COMPAND FUNCTION
                                                                                                       DO 3100 M=3.41.2
                                                                                        1
                                                                                            130
     79 C
                                                                                            131
                                                                                                       SUM=SUM+CH(M)
     80
               INTEGER FUNCTION CPAND(LIN, SEG)
                                                                                            132
                                                                                                 3100 CONTINUE
     81
               INTEGER LIN, SEG
                                                                                            133
                                                                                                       SUM=256-MOD(SUM, 256)
              CPAND=SEG*16+(((LIN+33)/(2**SEG))-33)/2
     82
                                                                                            134
                                                                                                       CH(42)=SUM/16
     83
              RETURN
                                                                                            135
                                                                                                       CH(43)=MOD(SUM, 16)
                                                                                        1
     84
              END
                                                                                            136
                                                                                                       DO 4000 N=2,43,1
                                                                                            137
                                                                                                       REC(N)=HX(CH(N)+1)
Name
      Type
                    Offset P Class
                                                                                        2
                                                                                            138
                                                                                                  4000 CONTINUE
                                                                                            139
                                                                                                       WRITE(1,1300) (REC(K2),K2=1,43,1)
LIN
       INTEGER*2
                                                                                            140
                                                                                                 1000 CONTINUE
SEG
       INTEGER*2
                         4 *
                                                                                             141
                                                                                                       WRITE(1,1400)
                                                                                             142
                                                                                                       CLOSE (1)
                                                                                            143
                                                                                                 1300 FORMAT(43(A1))
                                                                                                 1400 FORMAT( ': 00000001FF')
     85 C
                                                                                            144
     86 C INTEL RECORD FORMAT GENERATOR
                                                                                            145
                                                                                                       RETURN
     87 C
                                                                                            146
                                                                                                       END
     88
               SUBROUTINE HEXFILE (DEC.LABL.SIZE)
     89
              CHARACTER LABL*9, REC, HX
                                                                                        Name
                                                                                               Type
                                                                                                            Offset P Class
     90
               INTEGER DEC, SIZE, SUM, ADDR, CH
     91
              DIMENSION DEC(SIZE), REC(43), HX(16), CH(43)
                                                                                        ADDR
                                                                                                INTEGER*2
                                                                                                             32934
     92
              OPEN(1,FILE=LABL,STATUS='NEW')
                                                                                        CH
                                                                                                INTEGER*2
                                                                                                             32840
     93
              HX(1)=101
                                                                                                INTEGER*2
                                                                                        DEC
                                                                                                                0 *
     94
              HX(2)=/1/
                                                                                                CHAR*1
                                                                                        нх
                                                                                                             32823
     95
              HX(3)=/2/
                                                                                        1
                                                                                                INTEGER*2
                                                                                                             32926
     96
              HX(4)='3'
                                                                                        J
                                                                                                INTEGER*2
                                                                                                             32928
     97
              HX(5)='4'
                                                                                        K2
                                                                                                INTEGER*2
                                                                                                             32950
     98
              HX (6)=151
                                                                                                INTEGER*2
                                                                                        L.
                                                                                                             32936
     99
              HX (7)=161
                                                                                        LABL
                                                                                                CHAR*9
                                                                                                                 4 4
    100
              HX(8)='7'
                                                                                        LL
                                                                                                INTEGER*2
                                                                                                             32942
```

INTEGER\*2

32946

#### Page 4 Microsoft FORTRAN77 V3.04 02/01/83

D Line	# 1 7		INTRINSIC
N	INTEGER*2	32948	
REC	CHAR#1	32780	

REC CHAR\*1 32780 SIZE INTEGER\*2 8 \* SUM INTEGER\*2 32944

Name Type Size Class

CPAND INTEGER\*2 FUNCTION
HEXFIL SUBROUTINE
MAIN PROGRAM

Pass One No Errors Detected 146 Source Lines

# 15. Digital Voice Echo Canceller with a TMS32020

David Messerschmitt, David Hedberg, Christopher Cole, Amine Haoui, and Peter Winship Technekron Communications Systems

#### INTRODUCTION

Echo cancellers using adaptive filtering techniques are now finding widespread practical applications to solve a variety of communications systems problems. <sup>1</sup> These applications are made possible by the recent advances in microelectronics, particularly in the area of Digital Signal Processors (DSPs). Cancelling echoes for long-distance telephone voice communications, full-duplex voiceband data modems, and high-performance "handsfree" audio-conferencing systems (including speakerphones) are a few examples of these applications.

The continuing deployment of all-digital toll switches, satellite-based voice and data networks, and new intercontinental long-haul circuits have been accompanied by more widespread use of all-digital voice echo cancellers in carrier systems. In addition, new low-cost integrated single-channel echo cancellers are expected to see increasing application in smaller systems for audio teleconferencing and low-cost voice/data communications using private satellite earth stations.

Advancements in single-chip programmable digital signal processor technology now make it attractive to implement modular per-channel echo canceller architectures with all the functions required for a single echo canceller

integrated within a single device. A programmable DSP implementation offers the advantages of a short development and test schedule and the flexibility to meet custom product requirements by extending software-based functional building blocks rather than designing new hardware.

This application report describes the implementation of an integrated 128-tap (16-ms span) digital voice echo canceller on the Texas Instruments TMS32020 programmable signal processor. The implementation features a direct interface for standard PCM codecs (e.g., Texas Instruments TCM2913) and meets the requirements of the CCITT (International Telegraph and Telephone Consultive Committee) Recommendation G.165 for echo cancellation in voice transmission and discusses the generic echo cancellation algorithms. The implementation considerations for a 128-tap echo canceller on the TMS32020 are then described in detail, as well as the software logic and flow for each program module.

A hardware demonstration model of a 128-tap voice echo canceller using the TMS32020 has been constructed and tested. Figure 1 shows a photograph of the echo canceller demonstration system. The main features of this model are described within the report. The appendixes contain complete source code and a schematic for the demonstration system echo canceller module.




Figure 1. Echo Canceller Demonstration System

## ECHO CANCELLATION IN VOICE TRANSMISSION

## Echoes in the Telephone Network

The source of echoes can be understood by considering a simplified connection between two subscribers, \$1 and \$2, as shown in Figure 2. This connection is typical in that it contains two-wire segments on the ends, a four-wire connection in the center, and a hybrid at each end to convert from two-wire transmission to four-wire transmission. Each two-wire segment consists of the subscriber loop and possibly some portion of the local network. Over this segment, both directions of transmission are carried by the same wire pair, i.e., signals from speakers S1 and S2 are superimposed on this segment. On the four-wire section, the two directions of transmission are segregated. The speech from speaker \$1 follows the upper transmission path, as indicated by the arrow, while speech originating from S2 follows the lower path. The segregation of the two signals is necessary where it is desired to insert carrier terminals, amplifiers, or digital switches.

The hybrid is a device that converts two-wire to four-wire transmission. The role of the hybrid on the right-hand side is to direct the signal energy arriving from S1 to the two-wire segment of S2 without allowing it to return to S1 via the lower four-wire transmission path. Because of impedance mismatches (unfortunately occurring in practice), some of this energy will be returned to speaker S1, who then hears a delayed version of his speech. This is the source of "talker echo."

The subjective effect of the talker echo depends on the delay around the loop. For short delays, the talker echo represents an insignificant impairment if the attenuation is reasonable (6 dB or more). This is because the talker echo is indistinguishable from the normal sidetone in the telephone. For satellite connections, the delay in each four-wire path is about 270 ms as a consequence of the high altitude of synchronous satellites. This means that the round-trip echo delay is approximately 540 ms, which makes it very disturbing to the talker, and can in fact make it quite difficult to carry on a conversation. When such is the case, it is

essential to find ways of controlling or removing that echo. Since the subjective annoyance of echo increases with delay as well as echo level due to hybrid return energy, the measures for control depend on the circuit length.

For terrestrial circuits under 2,000 miles, the via net loss (VNL) plan,<sup>4</sup> which regulates loss as a function of transmission distance, is used to limit the maximum echoto-signal ratio. On circuits over this length (e.g., intercontinental circuits), echo suppressors or cancellers are used. An echo suppressor is a voice-operated switch that attempts to open the path from listener to talker whenever the listener is silent. However, echo suppressors perform poorly since echo is not blocked during periods of doubletalk. They impart a choppiness to speech and background noise as the transmission path is opened and closed. Due to recent decreasing trends in DSP costs, digital echo cancellers are now viable as replacements for most of the circuits using echo suppressors.

For satellite circuits with full hop delays of 540 ms, echo suppressors are subjectively inadequate, and cancellers must be employed.

## Digital Echo Cancellers in Voice Carrier Systems

The principle of the echo canceller for one direction of transmission is shown in Figure 3. The portion of the fourwire connection near the two-wire interface is shown in this figure, with one direction of voice transmission between ports A and C, and the other direction between ports D and B. All signals shown are sampled data signals that would occur naturally at a digital transmission terminal or digital switch. The far-end talker signal is denoted y(i), the undesired echo r(i), and the near-end talker x(i). The near-end talker is superimposed with the undesired echo on port D. The received signal from far-end talker y(i) is available as a reference signal for the echo canceller and is used by the canceller to generate a replica of the echo called r(i). This replica is subtracted from the near-end talker plus echo to yield the transmitted near-end signal u(i) where  $u(i) = x(i) + r(i) - \hat{r}(i)$ . Ideally, the residual echo error  $e(i) = r(i) - \hat{r}(i)$  is very small after echo cancellation.




Figure 2. A Simplified Telephone Connection




Figure 3. Echo Canceller Configuration

The echo canceller generates the echo replica by applying the reference signal to a transversal filter (tappeddelay line), as shown in Figure 4. If the transfer function of the transversal filter is identical to that of the echo path, the echo replica will be identical to the echo, thus achieving total cancellation. Since the transfer function of the echo path from port C to port D is not normally known in advance, the canceller adapts the coefficients of the transversal filter. To reduce error, the adaptation algorithm infers from the cancellation error e(i) (when no near-end signal is present) the appropriate correction to the transversal filter coefficients.

The number of taps in the transversal filter of Figure 4 is determined by the duration of the impulse response of the echo path from port C to port D. The time span over which this impulse response is significant (i.e., nonzero) is typically 2 to 4 ms. This corresponds to 16 to 32 tap positions with 8-kHz sampling. However, because of the portion of the four-wire circuit between the location of the echo canceller and the hybrid, this response does not begin

at zero, but is delayed. The number of taps N, must be large enough to accommodate that delay. With N=128, delays of up to  $16\ ms$  (or about  $1,200\ miles$  of "tail" circuit) can be accommodated.

In practice, it is necessary to cancel the echoes in both directions of a trunk. For this purpose, two adaptive cancellers are used, as shown in Figure 5, where one cancels the echo from each end of the connection. The near-end talker for one of the cancellers is the far-end talker for the other. In each case, the near-end talker is the ''closest'' talker, and the far-end talker is the talker generating the echo being cancelled. It is desirable to position these two ''halves'' of the canceller in a split configuration, as shown in Figure 5, where the bulk of the delay in the four-wire portion of the connection is in the middle. The reason is that the number of coefficients required in the echo-cancellation filter is directly related to the delay of the tail circuit between the location of the echo canceller and the hybrid that generates the echo. In the split configuration, the largest delay is not




Figure 4. Echo Estimation Using a Transversal Filter




Figure 5. Split-Type Echo Canceller for Two Directions of Transmission

in the echo path of either half of the canceller. Therefore, the number of coefficients is minimized.

The digital voice echo canceller can be applied in a variety of transmission equipment configurations. Some of these are illustrated in Figures 6 through 8.

Figure 6 shows a single-channel echo canceller with a four-wire analog interface. The TMS32020 implementation described in this application report provides for the serial PCM codec interface required for this common configuration.

In digital carrier transmission systems, digital voice channels are usually carried in groups of 24 using the T1 group format.<sup>5</sup> As indicated in Figures 7 and 8, a T1-compatible digital voice echo canceller can be implemented with 24 single-channel echo cancellers connected directly to the serial 1.544-Mbps T1 PCM data streams for the transmit and receive groups.

Figures 9 through 11 show the appropriate architectures for applying digital voice echo cancellers to analog switching and analog transmission channel groups within the telephone network.




Figure 6. Single-Channel Four-Wire VF Echo Canceller




Figure 7. Standalone Digital T1 Echo Canceller




Figure 8. Per-Channel Architecture for a T1 Digital Echo Canceller




Figure 9. Digital Switch to Analog Facility




Figure 10. Analog Facility to Digital Facility




Figure 11. Analog Facility to Analog Facility

#### ECHO CANCELLATION ALGORITHMS

Generic algorithm requirements for each major signal processing function are discussed in this section. The signal processing flow for a single-channel digital voice echo canceller is shown in the block diagram of Figure 12.

#### Adaptive Transversal Filter

The reflected echo signal r(i) at time i (see Figure 3) can be written as the convolution of the far-end reference signal y(i) and the discrete representation  $h_k$  of the impulse response of the echo path between port C and D.

$$r(i) = \sum_{k=0}^{N-1} h_k y(i-k)$$
 (1)

Linearity and a finite duration N of the echo-path response have been assumed. An echo canceller with N taps adapts the N coefficients  $a_k$  of its transversal filter to produce a replica of the echo r(i) defined as follows:

$$\hat{r}(i) = \sum_{k=0}^{N-1} a_k y(i-k)$$
 (2)

Clearly, if  $a_k = h_k$  for k = 0,...,N-1, then  $\hat{r}(i) = r(i)$  for all time i and the echo is cancelled exactly.

Since, in general, the echo-path impulse response  $h_k$  is unknown and may vary slowly with time, a closed-loop coefficient adaptation algorithm is required to minimize the average or mean-squared error (MSE) between the echo and its replica. From Figure 3, it can be seen that the near-end error signal u(i) is comprised of the echo-path error r(i) - f(i) and the near-end speech signal x(i), which is uncorrelated with the far-end signal y(i). This gives the equation

$$E(u^2(i)) = E(x^2(i)) + E(e^2(i))$$
 (3)

where E denotes the expectation operator. The echo term  $E(e^2(i))$  will be minimized when the left-hand side of (3) is minimized. If there is no near-end speech (x(i) = 0), the minimum is achieved by adjusting the coefficients  $a_k$  along the direction of the negative gradient of  $E(e^2(i))$  at each step with the update equation

$$a_k(i+1) = a_k(i) - \beta \frac{\partial E(e^2(i))}{\partial a_k(i)}$$
 (4)

where  $\beta$  is the stepsize. Substituting (1) and (2) into (3) gives from (4) the update equation

$$a_k(i+1) = a_k(i) + 2\beta E \left[e(i) \ y(i-k)\right]$$
 (5)




Figure 12. Signal Processing for a Digital Voice Echo Canceller

In practice, the expectation operator in the gradient term  $2\beta E$  [e(i) y(i-k)] cannot be computed without a priori knowledge of the reference signal probability distribution. Common practice is to use an unbiased estimate of the gradient, which is based on time-averaged correlation error. Thus, replacing the expectation operator of (5) with a short-time average, gives

$$a_k(i+1) = a_k(i) + 2\beta \frac{1}{M} \sum_{m=0}^{M-1} e(i-m) y(i-m-k)$$
 (6)

The special case of (6) for M=1 is frequently called the least-mean-squared (LMS) algorithm or the stochastic gradient algorithm. Alternatively, the coefficients may be updated less frequently with a thinning ratio of up to M, as given in

$$a_k(i+M+1) = a_k(i) + 2\beta \sum_{m=0}^{M-1} e(i+M-m) \ y(i+M-m-k) \end{(7)}$$

Computer simulations of this "block update" method show that it performs better than the standard LMS algorithm (i.e., M=1 case) with noise or speech signals. 6 Many cancellers today avoid multiplication for the correlation function in (7), and instead use the signs of e(i) and y(i-k) to compute the coefficient updates. However, this "sign algorithm" approximation results in approximately a 50-percent decrease in convergence rate and an increase in

degradation of residual echo due to interfering near-end speech.

The convergence properties of the algorithm are largely determined by the stepsize parameter  $\beta$  and the power of the far-end signal y(i). In general, making  $\beta$  larger speeds the convergence, while a smaller  $\beta$  reduces the asymptotic cancellation error.

It has been shown that the convergence time constant is inversely proportional to the power of y(i), and that the algorithm will converge very slowly for low-power signals. <sup>7</sup> To remedy that situation, the loop gain is usually normalized by an estimate of that power, i.e.,

$$2\beta = 2\beta(i) = \frac{\beta_1}{P_v(i)}$$
 (8)

where  $\beta_1$  is a compromise value of the stepsize constant and  $P_V(i)$  is an estimate of the average power of y(i) at time i.

$$P_y(i) = (L_y(i))^2$$
 (9)

where L<sub>v</sub>(i) is given by

$$L_{V}(i+1) = (1-\rho) L_{V}(i) + \rho |y(i)|$$
 (10)

The estimate  $\rho_y(i)$  is used since the calculation of the exact average power is computation-expensive.

#### **Near-End Speech Detector**

When both near-end and far-end speakers are talking, the condition is termed "doubletalk." Since the error signal u(i) of Figure 2 contains a component of the near-end talker x(i) in addition to the residual echo-cancellation error, it is necessary to freeze the canceller adaptation during doubletalk in order to avoid divergence. Doubletalk status can be detected by a near- end speech detector operating on the near-end and far-end signals y(i) and s(i), respectively.

A commonly used algorithm by A. A. Geigel<sup>8</sup> consists of declaring near-end speech whenever

$$|s(i)| = |x(i) + r(i)| \ge = \frac{1}{2} \max\{|y(i)|, |y(i-1)|, ..., |y(i-N)|\}$$
(11)

where N is the number of samples in the echo canceller transversal filter memory. It is necessary to compare s(i) with the recent past of the far-end signal rather than just y(i) because of the unknown delay in the echo path. The factor of one-half is based on the hypothesis that the echo-path loss through a hybrid is at least 6 dB. The algorithm in effect performs an instantaneous power comparison over a time window spanning the echo-path delay range.

A more robust version of this algorithm uses short-term power estimates,  $\bar{y}(i)$  and  $\bar{s}(i)$ , for the power estimates of the recent past of the far-end receive signal y(i) and the nearend hybrid signal s(i), respectively. These estimates are computed recursively by the equations

$$\tilde{\mathbf{s}}(\mathbf{i}+1) = (1-\alpha) \, \tilde{\mathbf{s}}(\mathbf{i}) + \alpha |\mathbf{s}(\mathbf{i})| \tag{12}$$

$$\tilde{\mathbf{y}}(\mathbf{i}+1) = (1-\alpha) \, \tilde{\mathbf{y}}(\mathbf{i}) + \alpha |\mathbf{y}(\mathbf{i})| \tag{13}$$

where the filter gain  $\alpha = 2^{-5}$ . For this version of the algorithm, near-end speech is declared whenever

$$\tilde{s}(i) \ge \frac{1}{2} \max (\tilde{y}(i), \tilde{y}(i-1), ..., \tilde{y}(i-N))$$
 (14)

Since the near-end speech detector algorithm detects short-term power peaks, it is desirable to continue declaring near-end speech for some hangover time after initial detection.

#### Residual Echo Suppressor

Nonlinearities in the echo path of the telephone circuit and uncorrelated near-end speech limit the amount of achievable suppression in the circuit from 30 to 35 dB. Thus, there is no merit in achieving more than a certain degree of cancellation.

The use of a residual echo suppressor algorithm has been found to be subjectively desirable. 7 During doubletalk, the residual suppressor must be disabled. A common

suppression control algorithm is to detect when the return signal power falls below a threshold based on the receive reference signal power. If the return signal consists only of residual echo and the canceller has properly converged, then the residual echo level will be below the threshold and the transmitted return signal will be set to zero.

The return signal power is estimated by the equation

$$L_{u}(i+1) = (1-\rho) L_{u}(i) + \rho |u(i)|$$
 (15)

The reference power estimate  $L_y(i)$  is given by (10). Suppression is enabled on the transmitted signal u(i) (i.e.,u(i) = 0) whenever  $L_u(i)/L_y(i) < 2^{-4}$ . This corresponds to a suppression threshold of 24 dB.

#### IMPLEMENTATION OF A 128-TAP ECHO CANCELLER WITH THE TMS32020

The TMS32020 is ideally suited for the implementation of a single 128-tap digital voice echo canceller channel since it has the capability and features to implement all of the required functions with full precision. This section discusses an implementation approach that meets or exceeds the performance of currently available products and the requirements of the CCITT G.165 recommendations.<sup>3</sup>

#### **Echo Canceller Performance Requirements**

Echo cancellers have the following fundamental requirements:

- Rapid convergence when speech is incident in a new connection
- Low-returned echo level during singletalking (i.e., echo-return loss enhancement)
- 3. Slow divergence when there is no signal
- Rapid return of the echo level to residual if the echo path is interrupted
- 5. Little divergence during doubletalking

The CCITT recommendation G.165 specifies echo canceller performance requirements with band-limited whitenoise (300 - 3400 Hz) test signals at the near-end and farend input signal ports. The test specifications of G.165 are summarized in Table 1.

Digital voice echo canceller products are typically designed to accommodate circuits with tail delays of 16 ms or more and circuits with echo-return loss levels greater than 3 dB to 6 dB. Typical digital voice echo canceller product specifications are summarized in Table 2.

Table 1. CCITT G.165 Performance Test Specifications

CCITT TEST	DESCRIPTION	PERFORMANCE REQUIREMENT
Final echo return loss (ERL) after convergence; singletalk mode	Input noise level: -10 dbm0 to -30 dbm0 Circuit ERL: 10 dB Steady-state residual echo level after convergence with no near-end signal	40 dbm0
Convergence rate; singletalk mode	Input noise level: – 10 dbn 0 Combined echo loss after 500 ms from initialization with cleared register and with near-end signal set to zero at initialization time	≥27 dB
3. Leak rate	Degradation of residual echo after 2 minutes from time all signals are removed from fully converged canceller	≤10 dB
4. Infinite return loss convergence	Input noise level: - 10 dbm0 to - 30 dbm0 Circuit ERL: 10 dB Returned echo level 500 ms after echo path is interrupted	– 40 dbm0

Table 2. Typical Echo Canceller Product Specifications

PARAMETER	SPECIFICATION						
Maximum tail circuit length	16, 32, or 48 ms						
2. Absolute delay	0.375 ms maximum						
3. Minimum echo return loss	6 dB						
4. Convergence	24 dB enhancement in						
	250 ms						
5. Residual echo level ( - 30 to - 10 dbm0 receive level)	- 40 dbm0 (suppressor disabled)						
	-65 dbm0 (suppressor enabled)						
6. Speech detector threshold	6 dB below receive level						
7. Speech detector hangover time	75 ms						

#### Implementation Approach

In the implementation of the generic echo-cancelling algorithms discussed above, the coefficient update process dominates the computational requirement and efficiency of DSP realizations. The DSP efficiency and speed, in turn, determines the maximum number of echo canceller taps that can be achieved with the processor.

The block update approach of (7) with M=16 was chosen for the TMS32020 implementation because it takes advantage of the efficient multiply and accumulate capabilities of the processor. Using the block update approach, a full-performance 128-tap canceller can be realized with a small margin. During each sample period (125  $\mu$ s), 8 out of 128 coefficients are updated using correlation of the 16 past error and signal values.

Computer simulation studies were undertaken to verify the performance of the block update algorithm (M = 16) in comparison with the stochastic gradient algorithm (M = 1), taking into account the finite-precision and word-length limitations of the TMS32020. Figures 13 and 14 show the simulation results for three values of the compromize stepsize constant  $\beta$ 1, defined in (8). The curves represent the average of 600 samples for single convergence runs from a zero initial condition with white-noise input. The block update algorithm performs better than the stochastic gradient algorithm for all three values. For values of  $\beta$ 1 larger than  $2^{-8}$ , the algorithm can become unstable. Therefore, for both practical and performance reasons, the value  $\beta_1 = 2^{-10}$  was chosen for implementation.




Figure 13
Convergence Performance of the Block Update Algorithm
and Stochastic Gradient Algorithm




Figure 14
Convergence Performance of the Block Update Algorithm

In the TMS32020 implementation, it is convenient and desirable to normalize both the stepsize and the error variables u(i) by the square root of the power estimate  $P_y(i)$ , i.e.,  $L_v(i)$  of (9).

Normalizing u(i) and the stepsize separately enables the product term of (7) to be computed with single precision on the TMS32020 without significant loss of precision or overflow due to varying signal level.

Table 3 gives a description of the program variables together with their names and ranges, and summarizes the number formats chosen for the echo canceller implementation. One of the most important aspects of the implementation approach is the handling of the binary representation of the signal samples, algorithm variables, coefficients, and constant parameters for various stages of the processing. The notation (Q.F) is used to define the representation of either 16-bit numbers or 32-bit accumulator numbers, where F specifies the number of bits which are to the right of the implicit binary point. The assignments of Table 3 ensure that the algorithm can be executed on the TMS32020 with single-precision arithmetic and with no significant loss of precision.

#### **Memory Requirements**

The echo canceller algorithm requires the storage of both reference samples and variable coefficients in on-chip data RAM so that the required FIR and block update convolution can be performed efficiently using the RPTK and MACD instructions. Therefore, the coefficients ak are stored in block B0, which is configured as program memory. The 16 normalized error samples for coefficient updating are also stored in B0. The 128 reference signal samples y(i) are stored in data RAM along with an additional 16 reference samples y(1 – 129), ..., y(i – 143), which are used in the update of coefficients al12, ..., al27. The echo canceller data memory locations are summarized in Table 4.

#### Software Logic and Flow

A flowchart of the TMS32020 program for a 128 - tap digital voice echo canceller is shown in Figure 15.

In Table 5, the instruction cycle and memory requirements are listed for the various blocks of the program implementation. The blocks are listed in the order of execution.

Table 3. Algorithm Number Representation on the TMS32020

VARIABLE	DESCRIPTION	BINARY REPRESENTATION	RANGE
a <sub>0</sub> , a <sub>1</sub> ,,a <sub>127</sub>	Filter coefficients	(Q.15)	[-1, 1-2-15]
y(i), y(i – 1),,y(i – 143)	Reference samples	(Q.O)	[ - 2 <sup>15</sup> , 2 <sup>15</sup> - 1 ]
s(i)	Near-end signal	(Q.O)	[-2 <sup>15</sup> , 2 <sup>15</sup> -1]
r(i)	Echo estimate	(Q.O)	[-2 <sup>15</sup> , 2 <sup>15</sup> -1]
L <sub>y</sub> (i)	Average absolute value of y(k)	(Q.O)	[0,2 <sup>15</sup> – 1]
L <sub>y</sub> (i) - 1		(Q.15)	$\left[-1, 1-2^{-15}\right]$
u(i)	Near-end signal minus echo estimate s(k) - r(k)	(O.D)	$\left[-2^{15}, 2^{15}-1\right]$
un(i),,un(i – 15)	Normalized outputs $un(i) = u(i) \times L_{y}(i)^{-1}$	(Q.15)	[-1, 1-2 <sup>-15</sup> ]
s̃(i)	Short-time average of 2 ×  s(i)	(Q.O)	[0,2 <sup>15</sup> – 1]
$\widetilde{\gamma}(i)$	Short-time average of  y(i)	(Q.Q)	[0,2 <sup>15</sup> – 1]

Table 4. Echo Canceller Data Memory Locations

VARIABLE	SYMBOL	LOCATION	REMARK
a <sub>0</sub> ,,a <sub>127</sub>	A0,,A127	Block B0 767,766,,640	A0 is in higher address
y(k),,y(k) – 143)	Y0,,Y143	Block B1 768,769,,911	Y128,,Y143 required for block update
un(k,,un(k – 15)	UNO,,UN15	Block B0 512,,527	




Table 5. Program Module Requirements

STEP	MODULE FUNCTION	CODE LISTING PAGE	DESCRIPTION	CPU CYCLES	PROGRAM MEMORY LOCATIONS	DATA* MEMORY LOCATIONS
1.	Cycle Start Routine	7	$\mu$ -law to linear conversions; take absolute value of inputs and high-pan filter s(i).	32	28	11
2.	Echo Estimation Routine	9	FIR convolution of reference samples and filter coefficients to get echo replica r(i).	156	14	258
3.	Compute Output	9	u(i) = s(i) - r(i) Store u)i).	6	6	2
4.	Residual Output Suppression Routine	10	If output power below threshold, set u(i) = 0.	12	15	4
5.	Linear to μ-law Compression Routine	11	Convert u(i) to μ-law.	26	35	4
6.	Power Estimation Routine	13	Estimate short-term power of $u(i)$ and $y(i)$ .	28	14	6
7.	Output Normalization	14	Comput $u_n(i) = \frac{u(i)}{y(i)}$ and clip it.	28	25	19
8.	Near-end Speech Detection	16	Perform maximum test for near-end speech.	54	74	16
9.	Coefficient Increment Update Routine	20	If no near-end speech, compute increments for coefficient group.	183	63	26
10.	Coefficient Update Routine	23	Add increments to coefficient group.	43	43	2
11.	Cycle End Routine	25	Wait for interrupt.	1	3	0
12.	Receive Interrupt Service Routine	25	Save status and read input sample.	2 × 14	14	3
13.	Transmit Interrupt Service Routine	25	Branch to start.	2	2	0
14.	Interrupt Branches	3		12	6	o
15.	Processor Initialization**	4	Clear memory, initialize status and set parameters.	86 **	86	0
16.	μ-law to Linear Conversion Table*	26		0	256	0
Total				614	676	351

<sup>\*</sup>Locations are entered only for the routine that uses them first.

<sup>\*\*</sup>Not in main cycle; CPU cycles not counted in total.

The program loop is executed once per I/O data sample period of 125 µs. The program loop is interrupt-driven from the output data sample mark of a T1 frame. Depending on the near-end speech detector/hangover status, the coefficient update computation module may be skipped. An input data sample interrupt mark occurs during the program loop at a time dependent on the channel location within the T1 frame. In response to the interrupt, the main program execution is interrupted and saved until the new input samples have been read into memory. At the end of each program loop, the processor waits for the next output sample interrupt.

In the following subsections, the implementation of each major block is described in detail. Each variable used in an equation is referred to by its name in the program enclosed in parentheses.

#### **Cycle Start Routine**

The voice echo canceller program has been implemented with either  $\mu$ -law or A-law conversion routines as a program option.

The  $\mu$ -law (or A-law) to linear input conversion routine is implemented by table lookup in order to minimize the number of instructions. The 256 14-bit two's-complement number corresponding to the 256 possible 8-bit  $\mu$ -law numbers are stored in program memory. The 8 bits of the  $\mu$ -law number specify the relative address of the corresponding linear number in the table, which is added to the first address in the table to form the absolute program memory address for the linear number. The TBLR instruction is then used to move the number from program to data memory.

In the cycle start routine, the  $\mu$ -law input reference sample is read from memory location DRR2 and converted to its linear representation y(i) (Y0). Its absolute value is also stored in location ABSY0. The near-end input sample is then read and converted to a linear representation sdc(i) (S0DC). The sample s(i) is next put through a highpass filter to remove any residual dc offset. The highpass filter is a first-order filter with a 3 – dB frequency at 160 Hz. Its output s(i) (S0) is given by

$$s(i+1) = (1-\gamma) s(i) + \frac{1}{2} (1-\gamma) (sdc(i) - sdc(i-1))$$
  
where  $\gamma = 2^{-3}$ . (16)

Note that the filter implementation requires doubleprecision arithmetic, with S0 denoting the MSBs of s(i) and S0LSBS its LSBs.

#### **Echo Estimation**

The echo estimate  $\hat{r}(i)$  (EEST) is formed by convolving the tap weight coefficients  $a_0, \ldots, a_{127}$  (A0, ..., A127) with the 128 most recent reference samples  $y(i), \ldots, y(i-127)$  (Y0, ..., Y127).

$$\hat{\mathbf{r}}(i) = \sum_{k=0}^{127} a_k \ y(i-k)$$
 (17)

This operation is most efficiently implemented on the TMS32020 using the RPTK and MACD instruction. The samples y(i),...,y(i-127) are stored in block B1 of data memory while  $a_0,...,a_{127}$  are stored in block B0 configured as program memory. Since the MACD instruction also performs a data move,

$$y(i-k+1) \rightarrow y(i-k)$$
 for  $k = 1,...,128$  (18)

no data shifting is required for the computation of the next echo estimate.

The block update routine used for the coefficient adaptation requires the storage of y(i-128), ..., y(i-143) (Y128, ..., Y143) in addition to the most recent 128 samples used in the convolution. Since these samples are not used in the convolution, they are updated using the RPTK and DMOV instructions.

$$y(i-k+1) \rightarrow y(i-k)$$
 for  $k = 129,...,143$  (19)

The tap weight coefficients  $a_0, ..., a_{127}$  are initially set to zero, and are adjusted by the algorithm to converge to the impulse response of the echo path  $h_0, ..., h_{127}$ .

$$a_k(i) \to h_k \text{ for } k = 0,...,127$$
 (20)

The  $|h_{\bf k}|<1, \forall$  k, because the power gain of the echo path is smaller than unity. The binary representation for the  $a_{\bf k}$ 's was chosen to be of the form (Q.15) with 15 bits after the binary points. This format represents a number between -1 and (1 - 2 - 15). The reference samples and the echo estimate are represented as 16-bit two's-complement integers (no binary point). The 32-bit result of the convolution is therefore of the form (Q.15), and the 16 bits of the echo estimate are the MSB of accumulator low (ACCL) and the 15 LSBs of accumulator high (ACCH). One left shift of the accumulator is required before ACCH is stored in EEST.

#### **Residual Error Suppression**

The residual cancellation error is set to zero (or suppressed) whenever the ratio of a long-time average of the absolute value of the output (ABSOUT) to a long-time average of the absolute value of the reference signal (ABSY) is smaller than a fixed threshold. The two long-time averages are updated subsequently in the program as described below. The suppression is, of course, disabled when a near-end speech signal is present (HCNTR > 0). The suppression threshold is set at 1/16 or -24 dB.

#### Linear to μ-Law (A-Law) Conversion

The linear to  $\mu$ -law (A-law) conversion routine is an efficient adaptation to the TMS32020 of the conversion routine written for the TMS32010 and described in the application report, "Companding Routines for the TMS32010."9

#### Signal and Output Power Estimation

An estimate of the long-time average of |u(i)| is required by the residual error suppression routine. This estimate  $L_u(i)$  (ABSOUT) is obtained by lowpass filtering |u(i)| (ABSU0) using the following infinite impulse response (IIR) filter:

$$L_{11}(i+1) = (1-\alpha) L_{11}(i) + \alpha |u(i)|$$
 (21)

where  $\alpha = 2^{-7}$ . In terms of the program variables, the IIR filter is given by

ABSOUT = 
$$2^{-16}$$
 ( $2^{16}$  × ABSOUT -  $2^{9}$   
× ABSOUT +  $2^{9}$  × ABSU0) (22)

Similarly, the estimate  $L_y(i)$  (ABSY) of the long-term average of y(i) (ABSY0) is the output of an IIR filter with the same  $\alpha$ , but differs from the above filter by the addition of a cutoff term that prevents the estimate from taking values smaller than a desired level.

ABSY = 
$$2^{-16}$$
 (216 × ABSY - 29 × ABSY + 29  
× ABSY0 + 29 × CUTOFF) (23)

This insures that ABSY  $\geq$  CUTOFF even if ABSY0 is zero for a long time.

Since  $L_{\gamma}(i)$  is used to normalize the algorithm stepsize, this feature is important in order to prevent excessively large stepsizes when the far-end talker is silent.

The stepsize is normalized according to

$$2\beta(i) = \frac{\beta_1}{L_{\nu}^2(i)} \tag{24}$$

In order to avoid double-precision arithmetic, this normalization is carried out in two stages (as described in the subsection on coefficient adaptation). Each of the stages requires a division by  $L_y(i)$ . It is more efficient to compute  $L_y(i)^{-1}$  (IABSY) and replace the divisions by two multiplications.

Since ABSY is a positive integer, taking its inverse consists simply of repeating the SUBC instruction. IABSY is a positive fractional number of the form (Q.15), taking values between 0 and  $1-2^{-15}$ .

#### **Output Normalization**

The normalized output  $u_n(i)$  (UN0) is defined as  $\mu(i)/L_y(i)$  and replaces the actual error in the coefficient update routine for finite-precision considerations, described in the subsection on coefficient adaptation. In the absence of near-end speech,  $u_n(i)$  is equal to a normalized cancellation error and is used in the coefficient update. In the presence of near-end speech, no coefficient update is carried out, and the normalized outputs are not used.

The block update approach requires the storage of the 16 most recent normalized outputs  $u_n(i), ..., u_n(i-15)$  (UN0,..., UN15). In a given program

cycle, only  $u_n(i)$  is computed and stored, while  $u_n(i-1),\ldots,u_n(i-15)$  computed in previous program cycles are only updated using the DMOV instruction.

$$u_n(i-k+1) \rightarrow u_n(i-k)$$
 for  $k = 1,...,14$  (25)

In the absence of near-end speech, the normalized output should be a number smaller than one, which is represented as a (Q.15) fraction. To insure that the representation is adequate even in the presence of a near-end signal, the normalized output is clipped at +1 or -1, i.e.,

if 
$$u_n(i) > 1.0$$
, then  $u_n(i) = 1.0$  (26) if  $u_n(i) < -1.0$ , then  $u_n(i) = -1.0$ 

#### **Near-End Speech Detection**

Near-end speech is declared if

$$\tilde{\mathbf{s}}(i) \ge \max \left( \tilde{\mathbf{y}}(i), \tilde{\mathbf{y}}(i-1), \dots, \tilde{\mathbf{y}}(i-127 - \mathbf{h}(i)) \right) \tag{27}$$

where  $\tilde{s}(i)$  (ABSS0F) is the output of a lowpass filter with input  $2 \times |s(i)|$  (ABSS0). The variable  $\tilde{y}(i)$  is a lowpass filtered version of |y(i)|, and h(i) (H) a modulo-16 counter. The lowpass filters are IIR filters with short-time constants,

$$s(i+1) = (1-\alpha) s(i) + \alpha \times 2 \times |s(i)|$$
 (28)

$$y(i+1) = (1-\alpha) y(i) + \alpha \times |y(i)|$$
 (29)

where  $\alpha = 2-5$ .

The counter h(i) is incremented by one for every input sample. The routines maintain nine partial maxima  $m0,\ m1,\ldots,\ m8\ (M_0,\ M_1,\ \ldots,\ M_8),$  defined at time  $i=16m\ +\ h(i)$  by

$$\begin{array}{lll} m_{0}(i) & = & \max \; (\bar{y}(i), ..., \bar{y} \left(i - h(i) + 1\right) \right) \\ m_{1}(i) & = & \max \; (\bar{y}(i - h), ..., \bar{y} \left(i - h(i) - 15\right) \right) \\ & . \end{array} \tag{30}$$

$$m_8(i) = max (\tilde{y}(i-h-112),...,\tilde{y}(i-h(i)-127))$$

Figure 16 illustrates how the partial maxima are maintained.

The condition for near-end speech declaration is then equivalent to

$$\tilde{s}(i) \ge \max(m_0, ..., m_8)$$
 (31)

The partial maxima are updated according to the following recursions:

$$\begin{array}{ll} \mbox{if } h = 0, \mbox{ then } m_0(i) = \tilde{y}(i+1) \\ & \mbox{and } m_j(i) = m_{j-1}(i) \\ & \mbox{where } j = 1, \dots, 8 \end{array} \tag{32}$$

$$\underbrace{\widetilde{\gamma}(i),\widetilde{\gamma}(i-1),\widetilde{\gamma}(i-2)}_{m_0} \qquad \underbrace{\widetilde{\gamma}(i-3),...,\widetilde{\gamma}(i-18)}_{m_1} \qquad ... \qquad \underbrace{\widetilde{\gamma}(i-114),...,\widetilde{\gamma}(i-129)}_{m_8}$$
 at time i, (h = 2)

$$\underbrace{\widetilde{y}(i+1),...,\widetilde{y}(i-2)}_{m_0} | \underbrace{\widetilde{y}(i-3),...,\widetilde{y}(i-18)}_{m_1} | ... | \underbrace{\widetilde{y}(i-114),...,\widetilde{y}(i-129)}_{m_8}$$
at time i + 1, (h = 3)

Figure 16. Partial Maxima for Near-End Speech Detection

and

$$\begin{array}{ll} \text{if } 0 < h \leq 15, & \text{then } m_0(i+1) = \max \ (m_0(i), \tilde{y}(i+1)) \\ & \text{and } m_j(i+1) = m_j(i) \\ & \text{where } j = 1, \dots, 8 \end{array}$$

If near-end speech is declared, a hangover counter (HCNTR) is set equal to a hangover time (HANGT), which was chosen to be 600 samples or 75 ms. If no near-end speech is declared, then the hangover counter is decremented by one, unless it is zero. If the hangover counter is larger than zero, then the coefficient update routine is skipped. Moreover, if the reference signal power estimate  $L_y(i)$  is smaller or equal to the cutoff value of  $-48~{\rm dB}$ , then adaptation is also disabled to avoid divergence during long silences of the farend talker.

#### Coefficient Adaptation

The 128 coefficients of the transversal filter are divided into 16 groups of 8 coefficients each, as shown in Table 6.

Table 6. The Coefficient Groups

GROUP	COEFFICIENTS
0	a <sub>0</sub> ,a <sub>16</sub> ,a <sub>32</sub> ,,a <sub>112</sub>
1	a <sub>1</sub> ,a <sub>17</sub> ,a <sub>33</sub> ,,a <sub>113</sub>
	,
	,
15	a <sub>15,</sub> a <sub>31</sub> ,a <sub>47</sub> ,,a <sub>127</sub>

The coefficients in only one of the groups are updated in a given program cycle, while the other coefficients are not modified. A modulo-16 counter h(i) (H) points to the index of the group to be updated, and is incremented by one during every program cycle.

The update equation is repeated here for ease of reference.

$$a_k(i+1) = a_k(i) + \frac{\beta_1}{(L_y(i))^2} \sum_{m=0}^{15} e(i-m) y(i-k-m)$$
 (34)

for k=h, h+16, ..., h+112, where h is the value of the counter and goes from 0 to 15. The error terms e(i-m) (m = 0, ..., 15) are the most recent cancellation errors. In this case, the errors are equal to the 15 most recent canceller outputs u(i), ..., u(i-15) since the adaptation is carried out only in the absence of a near-end signal.

For finite-precision considerations, the actual implementation of the update equation by the routine is carried out in the following two main steps:

#### 1. Compute eight partial updates:

$$\gamma_k(i) = \sum_{m=k}^{k+15} \frac{u(i-m)}{L_y(i)} y(i-k-m)$$
 (35)

where k = h, h + 16, ..., h + 112.

The normalized outputs  $u_n(i), \ldots, u_n(i-15)$  have already been computed and stored.

#### 2. Update the coefficients:

$$a_k(i+1) = a_k(i) + (2^4 \times (L_y(i)^{-1} \times 2^G) \times \gamma_k(i)) 2^{-16}$$
(36)

where G (GAIN) is a program parameter that determines the stepsize of the algorithm and has the value 0, 1, 3, ..., 15.

The partial updates  $\gamma_k(i)$  are computed using the MAC instruction in repeat mode. The result is rounded and stored in temporary locations INC0, ..., INC0 + 7 in block B1.

For the second step of the update,  $L_y(i)^{-1}$  (IABSY) is first loaded in the T register with a left shift of G (GAIN). It is then multiplied by each of the  $\gamma_k(i)$ 's. SPM is set to 2 to implement the  $2^4$  multiplication by shifting the P register four positions to the right before adding it to the accumulator (APAC).

#### **Interrupt Service Routines**

At the end of the cycle, the program becomes idle until a receive interrupt occurs followed by a transmit interrupt that sends it back to the beginning of the cycle. The transmit interrupt routine simply enables interrupts and branches back to the start. The receive interrupt must store the status register STO and the accumulator, then read the received sample from DRR, zero its eight most significant bits, and store it in DRR1. It restores the accumulator and status register STO before returning to the main program.

#### **External Processor Hardware Requirements**

Very little external hardware is required to implement a complete single-channel 128-tap echo canceller with the TMS32020. In addition to the processor, only two external IX x 8 PROMs and some system-dependent interface logic are required. A typical interface circuit for the demonstration system is shown in Appendix A.

The TMS32020 serial I/O ports allow direct interfacing of the echo canceller to a digital T1 carrier data stream.

Three I/O functions must be performed during each T1 frame (125 µs). The far-end and the near-end signals must be read in, and the processed near-end signal must be written out. To perform these functions, a timing circuit must extract the T1 clock and the T1 frame marks for each direction of transmission. The timing circuit uses the frame mark to generate a channel mark that selects the desired channel out of the 24 present in the T1 frame. The channel mark goes to a high level during the clock cycle, immediately preceding the eight serial bits of the desired sample.

The T1 clock, channel mark, and serial data signals are directly input into the TMS32020 serial clock (CLKR), serial input control (FSR), and serial input port (DR), respectively. Because data is read in from two directions of transmission, a triple two-to-one multiplexer (e.g., SN74LS157) is required to select one of the two sets of T1 signals to be input into the TMS32020. During each T1 frame, the multiplexer alternates once between each direction of transmission, under the control of the timing circuit.

Since data is written out in only one direction, the TMS32020 serial output port (DX) is directly tied to the outgoing T1 data line. The serial output clock (CLKX) and the serial output control (FSX) signals are the same as the near-end direction-of-transmission CLKR and FSR signals. If the far-end T1 channel-frame location overlaps the near-end T1 channel location in time, it is necessary to delay each far-end sample external to the TMS32020 to permit it to be read following the sample from the near-end direction. This requires an eight-bit serial shift register and some additional timing circuits.

### Description of a Single-Channel Demonstration System

The demonstration system has been constructed in order to verify the TMS32020 implementation. Two photographs and a block diagram of the demonstration system are provided.

Figure 17 is a photograph of the front panel of the demonstration system, and Figure 18 is a closeup photograph of the single-channel echo canceller module.




Figure 17. Front Panel of the Echo Canceller Demonstration System




Figure 18. Single-Channel Echo Canceller Module

As shown in the block diagram of Figure 19, the demonstration system models two end offices, a delay due to a satellite link, a delay due to a terrestrial link, a typical end-loop line response, and the echo canceller. A phone is connected via a two-wire interface to each end of the path. The two-wire interfaces are converted to four-wire in electronic hybrids. The hybrids also provide the required battery voltage to power the phones. The near-end two-wire line has a series-passive line simulator. The associated hybrid has an adjustable termination to allow a variable amount of hybrid mismatch, and therefore a variable amount of near-end echo response.

At each end, the four-wire analog signal is converted to and from PCM  $\mu$ -law digital representation by a codec. The PCM signaling is done in a T1 format, with appropriate timing provided by a central timing generator. Variable delay is provided in the near-end and far-end path by digital

memories. The TMS32020 echo canceller is situated in the middle of the path, with signal processing done on the nearend to far-end direction of transmission. The other direction is used as the reference signal. All the TMS32020 signal I/O is performed using the T1 format. A display of the processed signal is used as an indicator of echo suppression in the absence of near-end signal. To aid the testing of the echo canceller, the far-end phone can be switched out and a noise generator switched in as a source of far-end signal.

The performance of the TMS32020 echo canceller was measured for white-noise input, as suggested in the CCITT G.165 recommendation. The measurement results are summarized in Table 7 and show that the TMS32020 echo canceller performance exceeds the CCITT requirements in all the tests described. The subjective performance on speech was also found to be very good in both singletalk and doubletalk modes, with no audible distortion of the signal.




Figure 19. Block Diagram of Echo Canceller Demonstration System

TEST DESCRIPTION	CCITT G.165 PERFORMANCE REQUIREMENT	TMS32020 ECHO- CANCELLER PERFORMANCE
Final echo return loss after convergence; singletalk mode	– 40 dbm0	< -48 dbm0
Convergence rate; singletalk mode	≥ 27 dB	> 38 dB
3. Leak rate	≤ 10 dB	≈ O dB
4. Infinite return loss convergence	– 40 dbm0	< -48 dbm0

Table 7. TMS32020 Echo Canceller Performance

#### CONCLUSION

The development of novel variations of the generic least-mean-squared (LMS) echo cancelling algorithm and the near-end speech and residual suppression control algorithms has resulted in the implementation of a complete 128-tap single-channel echo canceller on a single TMS32020 programmable Digital Signal Processor. The echo canceller performance exceeds all requirements of the CCITT G.165 recommendations and the performance of similar currently available products. The only external hardware required are two program PROMs and a serial data multiplexer. A direct T1-rate serial interface is available to minimize component count in four-wire VF and T1 carrier configurations.

The single-channel TMS32020 echo canceller program provides a high-performance building block for low-cost systems, which can be tailored to a wide variety of system applications. Programmability offers the flexibility to implement custom requirements, such as cascaded sections for longer tail delay range, short-range multichannel versions, or other special-purpose functions.

The echo canceller application illustrates the power and versatility of the TMS32020 single-chip programmable signal processor. Applications of this technology can be expected to benefit many other complex signal processing tasks in communications products, including voiceband data modenis, voice codecs, digital subscriber transceivers, and TDM/FDM transmultiplexers.

#### ACKNOWLEDGEMENTS

Texas Instruments and Teknekron Communications Systems wish to acknowledge the fine work done by the Teknekron project team comprised of Dr. David Messerschmitt, Dr. David Hedberg, Mr. Christopher Cole, Dr. Amine Haoui, and Mr. Peter Winship. Special appreciation is extended to Peter Winship for his excellent work in the design and construction of the prototype demonstration system and to James Hesson for his helpful

suggestions on the interleaved, coefficient update technique.


Further information about the echo canceller applications may be obtained by contacting Texas Instruments or Teknekron Communications Systems, 2121 Allston Way, Berkeley, CA 94704, (415) 548-4100.

Note that Texas Instruments does not warrant or guarantee the applicability of this application report to any particular design or customer use.

#### REFERENCES

- M.L. Honig and D.G. Messerschmitt, Adaptive Filters, Kluwer Academic Publishers (1984).
- D.L. Duttweiler and Y.S. Chen, "A Single-Chip VLSI Echo Canceller," *Bell System Technical Journal*, Vol 59, No. 2, 149 (February 1980).
- "Recommendation G.165, Echo Cancellers," CCITT, Geneva (1980).
- H.R. Huntley, "Transmission Design of Intertoll Telephone Trunks," *Bell System Technical Journal*, Vol 32, No. 5, 1019-36 (September 1953).
- 5. J.C. Bellamy, *Digital Telephony*, Wiley & Sons (1982).
- M.J. Gingell, B.G. Hay, and L.D. Humphrey, "A Block Mode Update Echo Canceller Using Custom LSI," GLOBECOM Conference Record, Vol 3, 1394-97 (November 1983).
- D.G. Messerschmitt, "Echo Cancellation in Speech and Data Transmission," *IEEE Journal on Selected Topics in Communications*, SAC-2, No. 2, 283-303 (March 1984).
- D.L. Duttweiler, "A Twelve-Channel Digital Voice Echo Canceller," *IEEE Transactions on Communications*, COM-26, No. 5, 647-53 (May 1978).
- L. Pagnucco and C. Ershine, "Companding Routines for the TMS32010/TMS32020," Digital Signal Processing Applications with the TMS320 Family, Texas Instruments (1986).

### APPENDIX A HARDWARE SCHEMATIC OF THE SINGLE-CHANNEL DEMONSTRATION PROCESSOR



# APPENDIX B SOURCE CODE LISTING

15.
Digital
Voice
Echo
Canceller
with
a
TMS32020

0128	3202	O FAMIL	Y MACRO	ASSEMBLER PO	1.0 85.157   14:10:03   11-19-85 PAGE 0001	EC128	320	20 FAMIL	Y MACRO	ASSEMBLER	PC 1.0 85.157 14:10:03 11-19-85 PAGE 0002
1000			• • • • • •			0058		TEMP2	EQU	105	<ul> <li>TEMPORARY STORAGE LOCATION 2</li> </ul>
0002 0003		:				0059 000					* FOUR FOTTHETE
004				128-TAD ECHO	-CANCELLER PROGRAM	0060 0061	006B		EQU	107	* ECHO ESTIMATE * OUTPUT ESTIMATE
005					IT TEXAS INSTRUMENTS INC., 1985	0062	006D		EUU	109	* RESIDUAL OUTPUT SPRS THRESHO
006				(0) 001 11170	Tellio momento marriro	0063 000		TINES	LQU	103	KESTBOKE GOTT OF STRIS TIMESTO
007		*****				0064		ONE	EQU	110	* HOLDS 1
0000 800						0065 000	0				
009			IDT 'E	C128'		0066	006F	ADY 142	EQU	111	* Y142 DATA MEM ADRS
010 0000	1					0067 000					. 11510 510 5140 5 4505
011 012		:	AL CORT	THM CONSTANTS		0068 0069	0070		EQU	112	* NEAR-END SAMPLE MSBS * NEAR-END SAMPLE LSBS
012			ALGORI	THE CONSTANTS		0059		SODC	EQU	114	* INPUT NEAR-END SAMPLE (K=0)
014 0000						0071	0072		EQU	115	* INPUT NEAR-END SAMPLE (K=1)
015	0003	GAIN	EQU	3	* COEFF UPDDATE GAIN = 2**-10	0072 000		3100	LQU	113	THE OT NEAR CHE SAME CE (N=1)
016		•			* = 2**(GAIN - 13)	0073	-				
017	0009	LTAU	EQU	9	* LPF LONG TAU = 16 MSECS	0074		•	PAGE 4	DATA MEMOI	DRY ALLOCATION
018		•			<ul><li>= 125 USECS * 2**(16-LTAU)</li></ul>	0075		•			
019	0008	STAU	EQU	11	* LPF SHORT TAU = 4 MSECS	0076 000					
020	0000	HTAU	EQU		<pre>* = 125 USECS * 2**(16-STAU) * HPF TAU = 1MSEC = 1/2*P1*170HZ</pre>	0077		P4DM	EQU	512	* PAGE 4 DATA MEM ADRS
022	0000	HIAU	ŁQU	13	* HPF TAU = TMSEC = 1/2*P1*170H2 * = 125 USECS * 2**(16-HTAU)	0078 0079 000	FF00	P4PM	EQU	65280	* PAGE 4 PROG MEM ADRS
023	0800	THRESO	EOH	>800	* SUPRESS THRES = 1/16 (-24DB)	0080	0000	UNO	EQU	0	* NORMALIZED OUTPUT (K=0)
024	0000	*	-40	,000	* = 2**-THRESO (-6DB * THRESO)	0081	000F		EQU	15	* NORMALIZED OUTPUT (K=15)
025	0258	HANGTO	EQU	600	* HANG OVER TIME = 75 MSECS	0082 000		0.475	LQU		HOMINETEED SON OF (H=15)
026		•			* = 125 USECS * HANGTO	0083	-	•			
1027	0001	NER	EQU	1	* NEAR END SPEECH THRES = -6DB	0084		•	PAGE 5	DATA MEMOR	RY ALLOCATION
028		•			* = -6DB * NER	0085		•			
029	0021	CUTOF 0	EQU	>21	* UPDATE CUTOFF = -480B	0086 000					
030		•			<ul> <li>= -6DB * (13 - LN(CUTOF0))</li> </ul>	0087	0280		EQU	640	* PAGE 5 DATA MEM ADRS
1031 0000	'					0088	FF80	P5PM	EQU	65408	* PAGE 5 PROG MEM ADRS
033			PAGE 0	DATA MEMORY A	LLOCATION	0090		A127	EOU	0	* FIR FILTER COEFFICIENT (K=12
034						0091	007F		EQU	127	* FIR FILTER COEFFICIENT (K=0)
035 0000	ı					0092 000			-40		
036	0000	PODM	EQU	0	<ul> <li>PAGE 0 DATA MEM ADRS</li> </ul>	0093		•			
037 0000						0094		•	PAGE 6	DATA MEMOR	RY ALLOCATION
038	0000		EQU	0	<ul> <li>SERIAL PORT DATA RECEIVE REG</li> </ul>	0095		•			
039	0001		EQU EOU	1 2	* SERIAL PORT DATA TRANSMIT REG * TIMER REG (NOT USED)	0096 000		P6DM	EQU	760	* PAGE 6 DATA MEM ADRS
041	0002		EQU	3	• PERIOD REG (NOT USED)	0097 0098 000	0300	POUR	EQU	768	" PAGE 6 DATA HER ADAS
042	0004	IMR	EQU	4	* INTERRUPT MASK REG	0099	0000	YO	EOU	0	* REFERENCE SAMPLE (K=0)
043	0005	GREG	EQU	5	" MEM ALLOCATION REG (NOT USED)	0100		Y127	EOU	127	* REFERENCE SAMPLE (K=127)
044 0000						0101 000	0				
045	0060		EQU	96	<ul> <li>STORAGE FOR S(0) BY RINT</li> </ul>	0102		•			
046	0061	DRR2	EQU	97	<ul> <li>STORAGE FOR Y(0) BY RINT</li> </ul>	0103		•	PAGE 7	DATA MEMO	ORY ALLOCATION
047		TSTO	EQU	98	* STORAGE FOR STO BY RINT	0104		•			
048	0063	TACCH	EQU	99	* STORAGE FOR ACC HIGH BY RINT	0105 000					
049 050 0000	0064	TACCL	EQU	100	* STORAGE FOR ACC LOW BY RINT	0106 0107 000		P7DH	EQU	896	* PAGE 7 DATA MEM ADRS
050 0000	0065	BADDR	EQU	101	BASE ADR FOR MU-LAW EXPANSION	0107 000		Y128	EQU	0	* REFERENCE SAMPLE (K=128)
052		BIAS2	EQU	102	* BIAS FOR MU-LAW COMPRESSION	0109	000F		EOU	15	* REFERENCE SAMPLE (K=143)
053		NEG7	EQU	103	* -7 FOR MU-LAW COMPRESSION	0110 000					
054		Q	EQU	104	* MU-LAW COMPRESSION MANTISSA	0110		TEMP3	EQU	16	* TEMPORARY STORAGE LOCATION 3
055	0069	SI	EQU	105	* MU-LAW COMPRESSION SIGN	0112 000					
056 0000						0113		CUNO	EQU	17	<ul> <li>COPY OF UN0 FROM PAGE 4</li> </ul>
1057	0.068	TEMP1	EQU	104	* TEMPORARY STORAGE LOCATION 1	0114 000	0				

EC128	3202	O FAMIL	Y MACRO	ASSEMBLER	PC 1.0	85.	157		:03 11- PAGE 00		EC128		3202	O FAMIL	Y MACRO	ASSEMBLER	PC	1.0	85.	. 157	14		11- 6E 00		35
0115	0012	AONE	EQU	18		* HOI	LDS 1				0170			*****							***	******			
0116	0013	SONE	EQU	19		* HOL	LDS SAT	CURATIO	ON I		0171			•											
0117 000											0172			•		PROCESSOR	R IN	ITIA	LIZA	ATION	ROUT	TINE			
0118		ADA0	EQU	20			DATA M				0173			•											
0119		ADYI	EQU	21			DATA N				0174			•••••			••••								
0120		ADINCO ADM7		22			CO DATA DATA M					001E													
0121 0122		ADUN14	EQU	23 24			14 DATA					0028 0028			AORG	40									
0123 000		ADDRIA	EQU	24		- UN	14 0414	, nen ,	AUKS				C800	INIT	LDPK	0				UTTAL I	7C C	TO AND	CT1		
0124	0060	н	EQU	96		* MOI	DULO 16	COUNT	TER			0029	C800	11411	LUFK	U			- 11	II IACI.	26 3	NO AND	311		
0125 000		.,	-40	,,								0029	0001		LALK	>2E00			• 00	210 11	10.0	000 000	· 01	IN AI	NARY
0126		HANGT	EQU	97		* HAP	NG OVER	₹ COUNT	TER RESE	T VALUE			2E00												
0127	0062	HCNTR	EQU	98		* HAN	NG OVER	₹ COUNT	TER		0181	002B			SACL	TEMP1			* D/	ATA FO	R ST	.0			
0128 000												002C													
0129	0063	ABSS0	EQU	99		*  S0						002C	5068		LST	TEMPI				-> DP		PG POIN			
0130		ABSSOF	EQU	100		* SHO	ORT TAU	J LPF 2	2* 50		0184			•								INTERRU			
0131 000											0185			•						-> ov		OVERFLO			
0132 0133		ABSE0 ABSOUT		101			UTPUT!		OUTPUT!	HORE	0186			:						-> OV		OVERLOW			
0133		AELSBS		102					OUTPUT		0187	0020		-					٠,	-> AR	Ρ	AR POIN	IER	5E 1	10 1
0135 000		ALLODO	EQU	103		- LO	NG IAU	LPF (C	JUIPUI;	L303		0020	0001		LALK	>27F8			• 00	310 01		111 100		IN 01	NADV
0136		ABSY0	FOLL	104		* :Y0	n ı				0109		27F8		LALK	72110			00	,,,,		111 100	0 1		. HAN I
0137				105				LPE !	YO: MSBS		0190	002F			SACL	TEMP1			• D4	ATA FO	R ST	1			
0138		AYLSBS		106					YO; LSBS			0030	0000		UNIOL							•			
0139	006B	IABSY	EQU	107		* 1/4						0030	5168		LSTI	TEMPI			• 0	-> PM		NO P RE	G St	HETI	NG
0140		CUTOFF		108					L FOR NO	UPDATE	0193			•					• 0	-> TXI		FSX IS			
0141		ABSYOF	EQU	109		* SHC	ORT TAU	J LPF :	; YO;		0194			•						-> F0		DRR, DX			
0142 0000											0195			•						-> XF		XF PIN			
0143	006E		EQU	110		* LOC	CAL MAX	(IMA (H	K=0)		0196			•						-> SX		SIGN EX			
0144	0076	MB	EQU	118		• LOC	CAL HAX	CIMA (F	K=8)		0197			•						-> TC		TC FLAG			EΤ
0145 0000 0146		INCO	EQU	120			DATE IN	CDEMEN	NT (K=0)		0198									-> CNI		BO IS D			
0146			EQU	127					NT (K=7)		0200			-					- 1	-) AK		AND I	-, 4	ARP.	
0148 000		INC.	LQU	127		01.0	OA 1 L	CKLILI	11 (11-7)		0201														
0149 0000											0202				INITIAL	IZE PAGE (	)								
0150		A127PH	EQU	P5PM+A127		* A17	27 PROG	HEM /	ADRS		0203														
0151	FF00	UNOPH	EQU	P4PH+UN0		" UNI	0 PROG	MEM AT	DRS			0031													
0152 0000												0031	C160		LARK	AR1,96			* LC	WEST !	PAGE	0 LOCA	101T.	4 ->	AR1
0153 0000	)											0032													
0154		-										0032	CA00		ZAC				• 0	-> AC	С				
0155 0156		:		INTERRUPT	DOANCE	ac e						0033													
0156				INTERRUPT	DRANCE	ic 3						0033	CBIF		RPTK	31									
0158												0034	6040		SACL	•+			. 75	ERO PA	GE 0				
0159 000	,											0035	BUAU		JACL	*			20	NO FA	u. 0				
0160 0000			AORG	0								0035	0001		LALK	>0030			* EN	4ABLE	XIN	IT,RINT			
0161 000				-								0036													
0162 0000	FF80		В	INIT		* ON	HARDWA	RE RES	SET GO T	O INIT	0214	0037			SACL	IMR			* DI	SBALE	TIM	IT, INTO,	INT	, IN1	2
	0028											0038													
0163 0002											0216	0038			LALK	>FFFF			* MU	J-LAW I	FFFF	= LINE	AR C	)	
0164 001/			AORG	26								0039													
0165 001/									nun <del>r</del>			003A	6001		SACL	DXR									
0166 001/			8	RXRT		- ON	RINT G	O 10 F	KAR I			0038			CACI	DRR1									
0167 0010	0101											003B	9090		SACL	DKKI									
0168 0010			в	TXRT		• ON	TINT G	ю то т	TXRT			003C	6061		SACL	DRR2									
	OICF		-			,						003D	2001		5,000										
,,,,																									

15.
Digital
Voice
Echo
Canceller
with
a TMS32020

EC128		3202	O FAMILY	Y MACRO	ASSEMBLER PC	1.0 85.157	14:10:03 11- PAGE 00		128		32020	FAMILY MACE	O ASSEMB	LER	PC I	.0	85.157	14:1	0:03 11 PAGE 0	
0223	003D			LALK	XTBL			0		005E	02FF 6014	SACL	ADAO							
0224 0225	003F			SACL	BADDR			0	272	0060		LALK	P6DM+	va. 1						
0226	0040			LALK	132					1 800		SACL	ADY 1	10+1						
	0042			SACL	BIAS2			0	275	0063		LALK	P70M+	11100						
0229	0043			LALK	-7					0064	03F8 6016	SACL	ADINC							
	0045			SACL	NEG7			0	278	0066		LALK	P7DM+							
	0046			LALK	THRESO					0067	03F5 6017	SACL	ADM7	no- 1						
0233 0234	0048			SACL	THRES			0	281	0069		LALK	P4DM+							
	0049 I			LALK	1					006A		SACL	ADUN1		-1					
0236 0237	004B			SACL	ONE			0	284	006C		LALK	HANGT							
0238	094C   004D			LALK	P7DM+Y143-1						0258	SACL	HANGT	U						
	004E			SACL	ADY 1 42			0	287	006F 006F		LALK	>400				\400 =	1 /0 05	MAX ABS	
0241										0070	0400 6069	SACL	ABSY				/400 =	1/6 Ur	HAA ADS	• •
0243 0244			:	INITIAL	IZE PAGE 4 AND	5		0	290	0072		LALK	>20							
0245	004F 004F	0100		LRLK	AR1,512	* LOWEST	PAGE 4 ADDRESS			0073	0020 606B	SACL	IABSY							
	0050						THE THEOLESS	Ō	293	0075		LALK	CUTOF	n						
	0051	CAOO		ZAC		• 0 -> A	cc			0076		SACL	CUTOF							
0251				RPTK	255			Ō	296	0078 0078		LALK	>400							
0252 0253	0053	60A0		SACL	*+	* ZERO P	AGE 4 AND 5			0079	0400 606D	SACL	ABSYO	F						
0254 0255			:	INITIAL	IZE PAGE 6 AND	7		0	299	007B	606E	SACL	но							
0256 0257			•					0	301	007C	CEOO	EINT								
0259				RPTK	255					007D 007D	FF80	B LOC	)P							
0261				SACL	•+	• ZERO P	AGE 6 AND 7			007E	01BE									
0263				LDPK	7															
	0057	1000		LALK	1															
0266				SACL	AONE															
	005A (	4FFF		LALK	>4FFF															
0269				SACL	SONE															
0270	005D I	1000		LALK	P5DM+A0															

EC128		32020	FAMILY	MACRO	ASSEMBLER	PC 1.	0 85.157	14:10:03 11-19-85 PAGE 0007
0306				•••••	• • • • • • • • • • • • • • • • • • • •	• • • • • •	•••••	
0307 0308			:		CYCLE STAP	RT ROU	TINE	
0309			•		0.000			
0310			******					*****************
	007F				_			
	007F 0080		START	LOPK	0			
0314	0000							
0315			•	CONVERT	MU-LAW IN	PUT RE	FERENCE SAM	PLE TO LINEAR (YO)
0316			•					
	0080							
		4161		ZALS	DRR2		MU-LAW Y	(0) -> ACC
	1800	0065		ADD	BADDR		* ADD MULI	AW TABLE BASE ADDRESS
	0082	0003		700	DAUUK		ADD 110 L	TABLE DASE ADDRESS
		C806		LDPK	6			
	0083							
		5800		TBLR	YO		LINEAR Y	'(0) -> YO
0325	0084							
0327				COMPUTE	ABSOLUTE V	VALUE	OF YO	
0328			•					
	0084							
		2000		LAC	YO		• YO -> AC	ic .
	0085 0085	CEIR		ABS				
	0086	CLID		400				
0334	0086	C807		LDPK	7			
	0087							
		6068		SACL	ABSY0		• (YO) ->	ABSYO ON PAGE 7
	0088	C800		LDPK	0			
	0089	COOO		20111	•			
0340			•					
0341			•	CONVERT	MU-LAW NE	AR END	SAMPLE TO	LINEAR (SODC)
0342	0089		•					
		4160		ZALS	DRR I		* MU-LAW S	(0)DC -> ACC
	008A							,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
		0065		ADD	BADDR		* ADD MU-L	AW TABLE BASE ADDRESS
	008B	-070		TO: 0	canc			(0)DC -> SODC
	0080	5872		TBLR	SODC		" LINEAR S	(U)UC -> SUUC
0350	0000		•					
0351			•	COMPUTE	HIGH PASS	FILTE	RED NEAR EN	D SAMPLE (SO)
0352			•					
	008C			ZALS	SOLSBS		* SOLSBS -	1 OH 100
	0080	4171		ZALS	SUL 303		- SULSES -	> LOW ACC
	0080	4870		ADDH	S0		* 50 (MSBS	) -> HIGH ACC
0357	008E							
	008E	1070		SUB	SO,HTAU		* ACC - S0	* 2**HTAU -> ACC
	008F	4872		ADDH	SODC		* ACC + SI	DC * 2**16 -> ACC
	0090	-0/2		AUUN	3300		ACC + 50	2 10 -> ACC
	0090	1C72		SUB	SODC.HTAU-	- 1	* ACC - SO	DC * 2**HTAU-1 -> ACC

EC128		32020	FAMILY MACRO	ASSEMBLER	PC I	.ο ε	15.157	14:10:03 11-19-85 PAGE 0008
0363	0091							
	0091	4473	SUBH	SIDC		*	ACC -	SIDC * 2**16 -> ACC
0365		`						
	0092	0C73	ADD	SIDC.HTAU	I-1		ACC +	SIDC * 2**HTAU-1 -> ACC
0367								
	0093	6071	SACL	SOLSBS		•	LOW A	CC -> SOLSB5
0369								
	0094	6870	SACH	S0		•	HIGH	ACC -> SO (MSBS)
0371								
	0095	5672	DMOV	SODC		•	SODC	-> SIDC
0373	0096							
0374			•					
0375			<ul> <li>COMPUTE</li> </ul>	ABSOLUTE	VALUE	OF	S0	
0376			•					
0377								
	0096	CEIB	ABS					
0379								
	0097	C807	LDPK	7				
0381	0098							
0382	0098	6863	SACH	ABSS0		•	(50)	-> ABSSO ON PAGE 7
								•

<ol><li>Digital \</li></ol>
Voice
Echo
Canceller
with a
TMS32020

EC128		32020	FAMILY	MACRO .	ASSEMBLER	PC 1.0	85.157	14:10:03 11-19-85 PAGE 0009	EC12
0384									044
0385									044
0386					ECHO ESTIM	ATION	POLITINE		044
0387					ECHO ESTIN	A11011			044
0388									044
	0099								044
			FF670						044
		CBOO	EESIR	LDPK	U				044
	009A								
0392			•						044
0393			•	MOVE Y1	28,Y129,	,Y142	TO NEXT H	IGHER MEMORY LOCATION	044
0394			•						045
0395	009A								045
0396	009A	5589		LARP	ARI		* 1 -> AR	POINTER	045
0397	009B								045
0398	009B	316F		LAR	ARI,ADY142		* ADY 142	-> AR1	045
0399									045
0400	0090	CBOE		RPTK	14		* K = 142	.141128	
	009D	0000			• •				045
		5690		DMOV	•-		* Y(K) ->	Y(K+1)	045
	009E	3030		01104			. (	1 (111.17	045
0404	0095		-						045
			_					ID COFFFICIENTS	046
0405			-	CONVOLV	E REFERENCE	SAMPL	F2 MILL L	IR COEFFICIENTS	
0406			•						046
	009E								
		2E6E	FIR	LAC	ONE , 14		<ul> <li>ROUND-0</li> </ul>	FF OFFSET -> ACC	046
0409									0.46
		A000		MPYK	0		* 0 -> P		
0411									046
0412	00A0	CE05		CNFP			* ARI STI	LL POINTS AT Y127	046
0413	1 A00								046
0414	00A1	CB7F		RPTK	127		K = 127	,126,0	046
	00A2								046
		5C90		MACD	A127PM. *-		* Y(K) *	A(I-K) + ACC -> ACC	046
		FF80							
0417	00A4								
		CE04		CNFD					
0419		CLUT		C.4. D					
		CE 15		APAC			• P + ACC	-> ACC	
	00A6	CEIS		AFAC			, , ,,,,,,	, Acc	
		696B		SACH	EEST,1		• 2 • µ10	H ACC -> EEST	
	00A6			SACH	EE31,1		- 2 - HIG	H ACC -> EEST	
	UUA /		_						
0424					THE OUTPUT				
0425			-	COMPUTE	THE OUTPUT				
0426			•						
	00A7								
		2070		LAC	50		* SO -> A	CC	
	8A00								
		1068		SUB	EEST		* ACC - E	EST -> ACC	
	00A9								
	00A9	606C		SACL	OUTPUT		<ul><li>ACC -&gt;</li></ul>	OUTPUT	
0433									
0434	OOAA	C807		LDPK	7				
0435	DOAB								
0436	00AB	CE1B		ABS					
	DOAC								
		6065		SACL	ABSE0		* ACC ->	ABSEO ON PAGE 7	
50									

EC128		32020	FAMILY	MACRO	ASSEMBLER	PC 1.0	85.157		B 11-19-85 AGE 0010
0440				*****					
0441			-						
0442			-		RESIDUAL C	DUTPUT :	SUPPRESSION	ROUTINE	Ē
0443									
0444									
0445	ODAD								
0446	OOAD								
		3C6B	SPRS	LT	IABSY		* [ABSY ->	T REG	
0448									
	OOAE	3866		MPY	ABSOUT		* ABSOUT *	IABSY -:	> P REG
0450									
	00AF	2062		LAC	HCNTR		* NEAR END	SPEECH F	FLAG -> ACC
0452					_				
	00B0	C800		LDPK	0				
0454							• IF N.E. S	DEECH N	
0455	00B1			BGZ	WOUT		IF N.E. S	PEECH NO	J SPRS
0456	0082	UUBB							
	00B3	CELA		PAC			* P REG ->	ACC	
0458		CEI4		FAC			r KEG /	ACC	
	00B4	1060		SUB	THRES		· ACC - THE	PFS -> AC	cc ·
0460		1000		500	***************************************				
	0085	F180		BGZ	WOUT		* IF THRES	EXCEEDED	SKIP SPRS
	00B6	0088							
0462	0087								
0463	00B7	FA80		BIOZ	WOUT		<ul> <li>IF BIO PI</li> </ul>	N LOW SH	KIP SPRS
	0088	0088							
0464									
	00B9	CAOO		ZAC			* 0 -> ACC		
0466									
	00BA	606C		SACL	OUTPUT		<ul> <li>ACC -&gt; OL</li> </ul>	ITPUT	
0468									
0469	0088	3C6C	WOUT	LT	OUTPUT		OUTPUT ->	FREG	(FOR UND)

EC128		3202	O FAMIL	Y MACRO	ASSEMBLER PC I	.0	85.157		11-19-85 E 0011	EC128		32020	FAMIL	Y MACRO	ASSEMBLER
										0522	0008				
0471 0472											0008	7169		SAR	ARI.SI
0473					LINEAR TO MU-L	AW .	COMPRESSI	ON ROUTINE			0009			JAN	AK1131
0474			•							0526	00D9	4069		ZALH	SI
0475	_		******	•••••				**********			OODA				
0476		4066	CMPRS	741 4	OUTPUT		OUTPUT -	× 400			00DA	CE 18		ABS	
0477		4060	CHERS	ZALI	001701		001701	ACC			CODB	0268		ADD	Q.2
0479		CE 18		SFL							OODC	02.00			41.2
0480										0532	OODC			XORK	>7F00.4
0481		CE 18		SFL		•	LEFT JUS	STIFY ACC			OODD	7F00			
0482				BLZ	NEGCMP		15 400	0 THEN GO	TO NECCHB		OODE	6001	TXOUT	CACH	DXR.4
0483	0000			DLZ	NEGCHE		IF ACC V	U THEN GO	TO NEGCHE	0534	UUUE	6001	1,001	SACH	DAR,4
0484		0000													
		4866	POSCHP	ADDH	BIAS2										
0486															
0487 0488		316/		LAR	ARI, NEG7										
0489		CB06		RPTK	6		FIND MSE	3							
0490															
0491		CEA2		NORM											
0492				ANDK	>F000.14	_	7500 2 1	ISBS AND ALI	1.000						
0493	0005			ANUK	77000,14	-	ZERO Z F	1303 AND ALI	_ L363						
0494		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,													
0495	00C7	6868		SACH	Q										
0496															
0497 0498		/169		SAR	ARI,SI										
0499		4069		ZALH	51										
0500															
0501		CEIB		ABS											
0502		0260		ADD	Q.2										
0503 0504		0268		AUU	4.2										
0505		D406		XORK	>FF00.4	•	INVERT A	ALL BITS							
	OOCD														
0506				_	T. (0)										
0507	OOCE			В	TXOUT										
0508		OODE													
0509	0000														
		CEIB	NEGCHP	ABS		•	LEFT JUS	STIFIED OUT	PUT IN ACC						
0511				ADDH	BIAS2										
0512 0513		4866		AUUH	DIASZ										
0514		3167		LAR	ARI, NEG7										
0515	00D3				_										
0516		CB06		RPTK	6	•	FIND MSE	3							
0517 0518		CFA2		NORM											
0519															
0520		DE04		ANDK	>F000,14	•	ZERO 2 F	ISBS AND ALI	_ LSBS						
	0006	F000													
0521 0522		6060		SACH	Q										
0522	0007	9999		SACH	4										

PC 1.0 85.157 14:10:03 11-19-85 PAGE 0012

\* INVERT ALL BITS IN Q

\* 2\*\*4 \* HIGH ACC -> DXR

5
Ō
열.
a
8
oice
Щ
듯
Č
an
e
llei
5
È
a
=
Z
S
32
~
$\approx$
Ö

EC128		3202	0 FAMIL	Y MACRO	ASSEMBLER PC 1.	0 85.157	14:10:03 11-19-85 PAGE 0013	EC128		32020	FAMILY	MACRO	ASSEMBLER	PC 1	.ο ε	85.157		03 11-19-85 PAGE 0014
0536			*****				******	0590										*********
0537			•					0591			•							
0538 0539			:		POWER ESTIMATIO	N ROUTINE		0592 0593			:		OUTPUT NO	RMALI	ZATI	ION ROU	FINE	
0540			*****					0593							***			
	OODF								00F I									
		C807	NORM	LDPK	7	• T REG S	TILL CONTAINS OUTPUT	0596			:							DV + 0047100
0544	00E0							0597 0598			:	MOVE UN	10,UNI,	UNIA	10 1	NEXI HIL	SHEK HENO	RY LOCATION
0545			•	UPDATE	LONG TAU OUTPUT	POWER ESTI	MATE (ABSOUT)		00F I									
0546			•						00F 1	3118		LAR	ARI, ADUNI	4	•	ADUN 14	-> AR1	
	00E0	4066		ZALH	ABSOUT	· ABSOUT	-> HIGH ACC		00F2 00F2	cana		RPTK	13			K=14.13		
	00E I	4000		ZALII	ADJOUT	ABSOUT	- 7 man Acc		00F3	CBOD		REIN	13			N-14,1.	,,,	
		4967		ADDS	AELSBS	* AELSBS	-> LOW ACC	0604	00F3	5690		DMOV	•-		•	UN(K)	-> UN(K+1	)
	00E 2	1966		SUB	ABSOUT, LTAU		BSOUT * 2**LTAU -> ACC		00F4 00F4			DMOV	_		_		-> UN(1)	
	00E 3			306	ABSOUTTETAU	ACC - A	B3001 - 2 - E1A0 - 7 ACC		00F5	3660		DHOV	-		_	UN(U)	-> UN(1)	
0554	00E3	0965		ADD	ABSE0,LTAU	ACC + A	BSEO * 2**LTAU -> ACC	0608			•							
	00E 4							0609			•	COMPUTE	NORMALIZE	D OUT	PUT	(UNO)		
	00E4	6866		SACH	ABSOUT	• HIGH AC	C -> ABSOUT	0610	00F5		•							
		6067		SACL	AELSBS	* LOW ACC	-> AELSBS		00F5	3868		MPY	IABSY			IABSY	T REG(O	UTPUT) -> P REG
	00E6							0613	00F6									
0560			•						00F6	CE 14		PAC			•	P REG	(UNO) ->	ACC
0561 0562				UPDATE	LONG TAU REFEREN	CE POWER E	STIMATE (ABST)	0615	00F7									
	00E6							0617				SATURAT	E NORMALIZ	ED OU	TPU"	T (UNO)	AT +/- 1	.0
		4069		ZALH	ABSY	<ul><li>ABSY -&gt;</li></ul>	HIGH ACC	0618			•							
	00E7	496A		ADDS	AYLSBS		-> LOW ACC		00F7 00F7	- 400		BGEZ	POSUN0			15 1110	> 0 TUEN	GO TO POSUNO
	00E8			AUUS	ATLODS	- A1L303	-> LOW ACC	0620	00F8			DGCZ	POSUNU			IF UNU	) U THEN	GO 10 F030N0
		1969		SUB	ABSY.LTAU	· ACC - A	BSY * 2**LTAU -> ACC	0621	00F9									
	00E9									0013	NEGUNO	ADD	SONE		•	ACC + 1	SONE -> A	cc
	00E9	0968		ADD	ABSY0,LTAU	* ACC + A	BSY0 * 2**LTAU -> ACC		00FA 00FA	E 490		BGEZ	SMLUNO			1E _1		0 THEN NO SATE
		096C		ADD	CUTOFF, LTAU	• ACC + C	UTOFF * 2**LTAU -> ACC	0624	OOFB			DGCZ	SHEONO					O THEN NO SAIN
0573	00EB								OOFC									
	00EB			SACH	ABSY	* HIGH AC	C -> ABSY		00FC 00FD	CA00		ZAC			•	0 -> A	cc	
	00EC			SACL	AYLSBS	. I UM VCC	-> AYLSBS		OOFD	1013		SUB	SONE			ACC - S	SONE -> A	сс
	OOED			JACE	ATESOS	LOW ACC	, A12303		OFFE									
0578			•					0630	OOFE			В	SAVUNO					
0579 0580			:	COMPUTE	I/ABSY (DIVIDE	I BY ABSY)		0631	00FF 0100	0107								
	OOED		-							1013	POSUNO	SUB	SONE			ACC - S	SONE -> A	cc
		4012		ZALH	AONE			0633	0101									
	OOEE							0634	0101			BLEZ	SMLUNO		•	IF 0 <	UN0 < 1.	O THEN NO SATR
	00EE	CBOE		RPTK	14			0635	0102	0106								
		4769		SUBC	ABSY			0636	0103	2013		LAC	SONE		•	SONE -	ACC	
	00F0			-					0104				CAMBIA					
0588	00F0	606B		SACL	IABSY			0638	0104			В	SAVUN0					
								0639	0105	0.07								
								0640	0106	CE 14	SMLUN0	PAC			•	P REG	(UNO) ->	ACC
								0641	0107									

EC128	3202	O FAMIL	Y MACRO	ASSEMBLER	PC 1.0 85.	157 14:	11-19-85 0015	EC128		3202	0 FAMIL	Y MACRO	ASSEMBLER	PC 1.0	85.15	7 14:1	0:03 11-19-85 PAGE 0016
0642 010	07 6011	SAVUNO	SACL	CUNO	- AC	-> CUNO.		0646			•••••		*********		• • • • • • •		************
0643 010 0644 010			SACL		* AC	: -> UN(0)		0647 0648			:		NEAR-END	SPEECH	DETECT	ON ROUTI	NE
0044 010	00 0000		SAUL					0649			•						**********
								0650 0651	0109								
								0652	0109	C807	NESP	LDPK	7				
								0653 0654	UIUA								
								0655			:	UPDATE	SHORT TAU	REFEREN	NCE POWE	ER ESTIMA	TE (ABSYOF)
								0656 0657	010A		-						
								0658	010A	406D		ZALH	ABSYOF		· ABSY	OF * 2**1	6 -> ACC
								0659 0660		186D		SUB	ABSYOF,ST	AU	· ACC -	- ABSYOF	* 2**STAU -> ACC
								0661		0040		400	ABSY0,STA				2**STAU -> ACC
								0662 0663		0000		ADD	ABS10,51A	io.	- ACC .	- ABSTU -	2 STAU -7 ACC
								0664		686D		SACH	ABSY0F		• HIGH	ACC -> A	ABSYOF
								0665 0666	0105		•						
								0667 0668			:	UPDATE	SHORT TAU	NEAR E	ND POWER	RESTIMAT	E (ABSSOF)
								0669	010E								
								0670 0671		4064		ZALH	ABSSOF		* ABSS	OF * 2**1	6 -> ACC
								0672	010F	1864		SUB	ABSSOF,ST	AU	· ACC -	- ABSSOF	* 2**STAU -> ACC
								0673 0674		0063		ADD	ABSSO.STA	U+NFR	· ACC ·	ABSSO*2	***STAU+NER -> ACC
								0675	0111								
								0676 0677		6864		SACH	ABSS0F		- HIGH	ACC> A	ABSSOF
								0678			:						
								0679 0680			:	UPDATE	MODULO 16	COUNTER	? (Н)		
								0681									
								0682 0683		2060		LAC	н		• H ->	ACC	
								0684 0685		0012		ADD	AONE		* ACC	+ 1 -> AC	cc
								0686	0114			ANDK	>000F		* IF A	CC = 16 T	HEN 0 -> ACC
								0687	0115	000F							
								0688		6060		SACL	н		· ACC -	-> H	
								0689 0690		E 180		BGZ	NESP1		* IF H	) O THEN	GO TO NESPI
									0118	011F		DUL	NESI .			, 0	
								0691 0692	0119								
								0693			•	MOVE MO	.н.,,н7	TO NEX	CT HIGHE	R MEMORY	LOCATION
								0694 0695	0119		•						
								0696	0119	3117		LAR	AR1,ADM7		• ADM7	-> AR1	
								0697 0698		CB07		RPTK	7		* K=7.6	5,0	
								0699	011B								
								0700	0118	5690		DMOV	•-		- H(K)	-> M(K+1	)

ij.
Digita
I Voice
Ecno
Canceller
WICH
2
I MISSON
2

C128	32020	FAMIL	MACRO A	ASSEMBLER PC 1.	0 85.157	14:10:03 11-19-85 PAGE 0017	EC128	3202	20 FAMILY	r MACRO	ASSEMBLER	PC 1.0	85.157	14:10:03 11-19- PAGE 0018
0701 011C	566D		DMOV	ABSYOF	* ABSYOF -:	• мо	0752 013 0753 013			SUB	M0+4	•	ACC - M	4 -> ACC
0703 011D 0704 011D	FFAO		В	NESP3	* ON HEHORY	MOVES SKIP DETECTION	0754 013	5 F280 7 0149		BLEZ	NESP3	•	* NO N.E.	SPEECH IF M4 > AI
011E			Ü	near 3	ON HEHON	HOVES SKIT BETECTION	0755 013 0756 013	3						
0706							0757 013			LAC	ABSS0F		ABSSOF -	-> ACC
0707		•	UPDATE I	OST RECENT LOCA	L MAXIMA (MO	1)	0758 013							
0708 0709 011F		•					0759 013 0760 013			SUB	M0+5		ACC - H	5 -> ACC
0710 011F	206D	NESPI	LAC	ABSYOF	* ABSYOF -:	• ACC	0761 013			BLEZ	NESP3	•	• NO N.E.	SPEECH IF M5 > A
0712 0120	106E		SUB	MO	* ACC - MO	-> ACC	0762 013							
0713 0121			BLEZ	NESP2		BSYOF THEN NO UPDATE	0763 013			LAC	ABSS0F		* ABSSOF	> ACC
0714 0121			DLEZ	NESFE	- IL HO > A	BSTOF THEN NO OPDATE	0764 013 0765 013			LAC	ABSSOF		ABSSUF	- / ACC
0715 0123							0766 013			SUB	MO+6	•	ACC - M	6 -> ACC
0716 0123 0717 0124	566D		DMOV	ABSYOF	* ABSYOF -:	• но	0767 013 0768 013			BLEZ	NESP3		NO N F	SPEECH IF M6 > AI
718		•					013	0149		ULLZ	14257 5			Siccon II no 7 A
)719 )720		:	COMPARE	REFERENCE POWER	TO NEAR-END	POWER	0769 014 0770 014							
721 0124		•					0771 014			LAC	ABSS0F		ABSSOF -	-> ACC
722 0124	2064	NESP2	LAC	ABSS0F	* ABSSOF -:	• ACC	0772 014	1						
723 0125 724 0125	106F		SUB	но	* ACC - MO	-> ACC	0773 014 0774 014			SUB	M0+7		ACC - M	7 -> ACC
725 0126							0775 014	2 F280		BLEZ	NESP3		NO N.E.	SPEECH IF M7 > A
726 0126 1 0127			BLEZ	NESP3	* NO N.E. S	SPEECH IF MO > ABSSOF	014 0776 014	0149						
727 0128	0149						0777 014							
728 0128							0778 014			LAC	ABSS0F	•	* ABSSOF	-> ACC
0729 0128 : 0730 0129	2064		LAC	ABSSOF	* ABSSOF -:	ACC	0779 014 0780 014			SUB	M0+8		ACC - HE	B -> ACC
731 0129	106F		SUB	M0+1	* ACC - M1	-> ACC	0781 014	5						
732 012A 733 012A	- 200		BLEZ	NESP3	* " " "	PEECH IF MI > ABSSOF	0782 014	5 F280 7 D149		BLEZ	NESP3	•	NO N.E.	SPEECH IF M8 > A
012B			DLEZ	NESPS	- NU N.E. 3	SPEECH IF HI > ABSSUF	0783 014							
734 012C							0784		•					
735 012C	2064		LAC	ABSSOF	* ABSSOF -:	ACC	0785 0786		:	NE AR-EN	D SPEECH D	ETECTED	SET HAN	GOVER COUNTER (HC
737 0120							0787 014							
738 0120 739 012E	1070		SUB	M0+2	* ACC - M2	-> ACC	0788 014 0789 014			DMOV	HANGT		HANGT -	> HCNTR
740 012E	F280		BLEZ	NESP3	* NO N.E. S	SPEECH IF M2 > ABSSOF	0790	,						
012F							0791		*	CHECK A	ND UPDATE I	HANGOVER	R COUNTER	
0741 0130 0742 0130							0792 0793 014	9	•					
0743 0130	2064		LAC	ABSS0F	* ABSSOF -	ACC	0794 014	2062	NESP3	LAC	HCNTR	•	HCNTR -	> ACC
0744 0131 0745 0131	1071		SUB	M0+3	* AOC - M3	> ACC	0795 014 0796 014			BZ	NESP4			R = 0 THEN GO TO I
0746 0132	10/1		300	HU+3	AUC - H3	-> ACC		3 0150		UZ	HESPA		ir nenti	3 INEN GO 10 I
0747 0132			BLEZ	NESP3	* NO N.E. S	SPEECH IF M3 > ABSSOF	0797 014	2		CUO	1015			\ ACC
0133	U149						0798 014 0799 014			SUB	AONE		• ACC - 1	-> ALC
749 0134							0800 014	6062		SACL	HCNTR		• ACC -> I	HCNTR
0750 0134	2064		LAC	ABSSOF	* ABSSOF -:	ACC	0801 014							

EC128	32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157	14:10:03 11-19-85
		PAGE 0019

	014F	OIBE							
0803	0150								
0804			•						
0805			•	CHECK I	F LTAU REFERENCE	POWER EST	I TAMIT	S BELOW	CUTOFF
0806			•						
0807	0150								
8080	0150	2069	NESP4	LAC	ABSY	* ABSY ->	ACC		
0809	0151								
0810	0151	106C		SUB	CUTOFF	* ACC - C	CUTOFF -	·> ACC	
0811	0152								
0812	0152	F280		BLEZ	LOOP	* IF ABSY	r < CUTO	FF THEN	LOOP
	0153	01BE							

0814			
0815	•		
0816	•	COEFFICIENT	INCREMENT UPDATE ROUTINE
0817	•		
0818	************		
0819 0154			
0820 0154 2015	UPINC LAC	ADYI	* ADY1 -> ACC (YO IS NOW IN Y1)
0821 0155	400	н	* ACC + H -> ACC
0822 0155 0060 0823 0156	ADD		- ACC + H -> ACC
0824 0156 6010	SACL	TEMP3	
0825 0157	SACE	TENES	
0826 0157 3110	LAR	ARI.TEMP3	* ADY1 + H -> AR1
0827 0158	•		
0828 0158 CE05	CNFP		
0829 0159			
0830 0159 3C11	LT	CUNO	* UN0 -> T REG
0831 015A			
0832 015A			
0833 015A 2F12	LAC	AONE, 15	* ROUND-OFF OFFSET -> ACC
0834 015B	MOV	••	* UN(0) * Y(0+H) -> P REG
0835 015B 38A0 0836 015C	MPY		" UN(U) " T(UTH) "> F REG
0837 015C CB0E	RPTK	14	* K = 1,2,,15
0838 015D			• - 1,2,111,115
0839 015D 5DA0	MAC	UN0PH+1,*+	* UN(K) * Y(K+H) + AGC -> ACC
015E FF01			
0840 015F			
	LTA	CUN0	* P REG + ACC -> ACC UNO -> T
0842 0160			
0843 0160 6878	SACH	INCO	* HIGH ACC -> INC(0)
0844 0161			
0845 0161 0846 0161 2F12	LAC	AONE 15	* ROUND-OFF OFFSET -> ACC
0847 0162	LAC	MONE, 13	ROBIND OF OF SET 7 ACC
0848 0162 38A0	MPY	••	* UN(0) * Y(16+H) -> P REG
0849 0163			•
0850 0163 CB0E	RPTK	14	* K = 1,2,,15
0851 0164			
0852 0164 5DA0	MAC	UNOPM+1,*+	* UN(K) * Y(K+16+H) + ACC -> ACC
0165 FF01			
0853 0166 0854 0166 3D11	LTA	CUNO	* P REG + ACC -> ACC UN0 -> T
0855 0167	LIA	CONU	- P REG T ACC -7 ACC UND -7 1
0856 0167 6879	SACH	1NC0+1	* HIGH ACC -> INC(1)
0857 0168	SACII	11100.1	man noo / mo(t/
0858 0168			
0859 0168 2F12	LAC	AONE, 15	* ROUND-OFF OFFSET -> ACC
0860 0169			
0861 0169 38A0	MPY	•+	* UN(0) * Y(32+H) -> P REG
0862 016A	nois:		
0863 016A CB0E	RPTK	14	* K = 1,2,,15
0864 016B 0865 016B 5DA0	MAC	UNODMAL **	* UN(K) * Y(K+32+H) + ACC -> ACC
016C FF01	IIAC	3.10F 117 1 4 " T	S(N) TIN SETTI THE - F ACC
0866 016D			
0867 016D 3D11	LTA	CUN0	* P REG + ACC -> ACC UN0 -> T

32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157 14:10:03 11-19-85 PAGE 0020

EC128

15.
. Digital
Voice
Echo
Canceller
with a
TMS32020

EC128	32020 FAMIL	Y MACRO	ASSEMBLER	PC 1.0	85.157			11-19-85 0021	EC128		32020	FAMILY M	IACRO /	ASSEMBLER	PC 1.0 85.1	57 14:10:03 11- PAGE 00:	
0868 016E 0869 016E	687A	SACH	INC0+2		* HIGH AC	-> INC	(2)			018A 018B	687E	SA	СН	INCO+6			
0870 016F 0871 016F									0924	018B 018B	2F 12	LA	ıc.	AONE, 15			
0872 016F 0873 0170 0874 0170		LAC MPY	AONE , 15						0926	018C	38A0	MP	PY	•+			
0875 0171 0876 0171		RPTK	14						0928	018D 018D	CB0E	RP	тĸ	14			
0877 0172 0878 0172		MAC	UNOPH+1.	•+						018E	5DAO FF01	MA	c	UN0PM+1.*	+		
0173 0879 0174										0190		LT	ГА	CUNO			
0880 0174 0881 0175		LTA	CUNO						0934	0191	687F	SA	СН	1NC0+7			
0882 0175 0883 0176 0884 0176	687B	SACH	INCO+3						0936	0192							
0885 0176 0886 0177	2F12	LAC	AONE , 15						093/	0192	CE04	CN	IFD				
0887 0177 0888 0178	38A0	MPY	••														
0889 0178 0890 0179		RPTK	14														
0891 0179 017A 0892 017B		MAC	UNOPM+1.	••													
0893 017B 0894 017C	3D11	LTA	CUNO														
0895 017C 0896 017D 0897 017D	687C	SACH	INCO+4														
0898 017D 0899 017E	2F12	LAC	AONE, 15														
0900 017E 0901 017F		MPY	•+														
0902 017F 0903 0180		RPTK	14														
0904 0180 0181 0905 0182		MAC	UNOPM+1,	-+													
0906 0182 0907 0183	3011	LTA	CUNO														
0908 0183 0909 0184 0910 0184	6870	SACH	INCO+5														
0911 0184 0912 0185	2F12	LAC	AONE, 15														
0913 0185 0914 0186		MPY	•+														
0915 0186 0916 0187		RPTK	14														
0917 0187 0188 0918 0189		MAC	UNOPH+1,	••													
0919 0189 0920 018A	3011	LTA	CUN0														

EC128	32020	D FAMILY	MACRO A	SSEMBLER	PC 1.0	85.157	14:10:03 P/	3 11- AGE 00:		EC128		32020	FAMILY	MACRO	ASSEMBLER	PC 1.0 85.	. 157 14	::10:03 PAG	11-19- E 0024	
0939 0940		:	• • • • • • •	• • • • • • • • • • • • • • • • • • • •	•••••		• • • • • • • • •				01AB 01AB	CEIE		PAC						
0941		• 0	OEFFICI	ENT UPDATE	ROUTI	NE					DIAC	CEIJ		IFAC						
0942		•								0999	OIAC	6809	9	ACH	*0-,0,AR1					
0943 0944 0193			•••••		*****				,		01AD									
0945 0193		1.	ARK	AR0,16		16 -> AI	RO (AR2	INCREI	MENT)		DIAD	38AA	۲	1PY	*+.AR2					
0946 0194										1003	OIAE									
0947 0194		L	AR	ARI, ADINCO		ADINCO	-> AR1				OIAE	4080	2	ALH	•					
0948 0195 0949 0195		L	AC	ADA0		• ADA0 ->	ACC				01AF 01AF	CE 15		PAC						
0950 0196											0180									
0951 0196 0952 0197		S	UB	н		ACC - H	-> ACC				01B0 01B1	68D9	9	SACH	*0-,0,ARI					
0953 0197		5	ACL	TEMP3							0181									
0954 0198											01B1	AA8E	۲	1PY	*+,AR2					
0955 0198 0956 0199		L	AR	AR2,TEMP3		ADAO -	H -> AR2				01B2 01B2	4080	7	ALH						
0957 0199		5	PM	2		SET 4 B	IT LEFT SH	HIFT O	F P REG		0183	4000	•	-0511						
0958 019A											0183	CE 15		PAC						
0959 019A 0960 019B		L	AC	IABSY,GAIN	'	· IABSY ·	2**GAIN	-> ACC			01B4 01B4	6800		SACH	*0-,0,AR1					
0961 0198		s	ACL	TEMP3		ACC ->	TEMP3				0185	0009	-	ACII	0 ,0,ANI					
0962 0190											01B5									
0963 019C		L	Т	TEMP3		TEMP3 -	> T REG				01B5 01B6	38AA	۲	IPY	*+,AR2					
0965 0190											0186	4080	2	ALH	•					
0966 0190		м	PY	*+,AR2	•	INC(0)	* T REG -:	> P RE	3		0187									
0967 019E 0968 019E		7	ALH			• A(H) • :	2**16 -> /	ACC			01B7 01B8	CEIS	,	PAC						
0969 019F										1026	0188	68D9	5	ACH	*00,AR1					
0970 019F		A	PAC			P REG +	ACC -> AC	cc			01B9									
0971 01A0 0972 01A0		5	ACH	*0-,0,AR1		HIGH AC	C -> A(H)				01B9 01B9	38AA		1PY	*+,AR2					
0973 01A1										1030	OIBA									
0974 01A1 0975 01A1			PY	*+.AR2			T REG -:		_		01BA 01BB	4080	2	ALH	•					
0975 01A1			Pī	-+,AR2		· INC(I)	1 KEG -	) P RE	,		0188	CE 15	A	PAC						
0977 01A2	4080	z	ALH	•		A(16+H)	* 2**16	-> ACC			OIBC									
0978 01A3 0979 01A3			PAC			D DEC +	ACC -> AC	cc			01BC 01BD	68D9	9	ACH	*0-,0,AR1					
0980 01A4		^	FAC			r KEG T	ACC -/ AC	CC			0180									
0981 01A4	6809	5	ACH	*00,AR1		HIGH AC	C -> A(16	+H)		1038	0180	CE 08	9	PM	0	* SE	T NO SHIF	TOFP	REG	
0982 01A5 0983 01A5																				
0984 01A5		н	PY	*+,AR2		INC(2)	T REG -:	> P RE	G											
0985 01A6		_				<b></b>														
0986 01A6		z	ALH	•	•	• A(32+H)	• 2••16	-> ACC												
0988 01A7	CE 15	A	PAC			P REG +	ACC -> AC	cc												
0989 01A8 0990 01A8			ACH	*0-,0,ARI		. HIGH AC	C -> A(32-	<b>+H</b> 1												
0991 01A9		5	ACH	U-,U,AR1		nrun Aci	- / A(32	+117												
0992 01A9																				
0993 01A9 0994 01AA		н	PY	*+,AR2																
0995 01AA		z	ALH	•																

128 3	2020 FA	HILY MACRO	ASSEMBLER I	PC 1.0 85.157 14:10:03 11-19-85 PAGE 0025	EC128		3202	O FAMILY	MACRO A	SSEMBLER	PC 1.0	85.157	14:10:03 11-19-1 PAGE 0026
040	•••	• • • • • • • • •			1095			******	• • • • • • •	• • • • • • •		• • • • • • • •	
1041	•				1096			•					
042	•		CYCLE END I	ROUTINE	1097			•	М	U-LAW EX	PANSION I	LOOKUP TA	ABLE
043	• • • • • • • • • • • • • • • • • • • •				1098			•				<b></b>	
044	•••				1099			******					
1045 01BE				A MALE IN LOOP HALE DINE WINE	1100					. 200			
1046 01BE CE 1047 01BF	1F L00	P IDLE		. WAIT IN LOOP UNITL RINT/XINT	1101				AORG	>300			
1047 01BF 1048 01BF CE		IDLE		* EXTRA IDLE FOR TWO RINT	1102	0300		XTBL	EQU	\$			
1048 016F CE	i.	IDEE		- EXTRA TOLE FOR TWO RINT	1103	0200		AIBL	EQU	•			
050 01C0 55	nn	NOP			1105				DATA	>EOA1		NEGATIV	VE VALUES FIRST
1051 01C1					1106					>EIAI			E, ETC.)
1052	***			***********	1107					>E2A1			2, 2,0,,
1053	•				1108					>E3A1			
1054	•		RINT SERVI	CE ROUTINE	1109					>E4A1			
1055	•				1110	0305	E5A1		DATA	>E5A1			
1056	***			************	1111	0306	E6A1		DATA	>E6A1			
1057 DICI					1112	0307	E7AI		DATA	>E7A1			
1058 OICI 78	162 RXR	T SST	TSTO	* SAVE STO	1113					>E8A I			
1059 01C2					1114					>E9A!			
1060 01C2 CE	100	LDPK	0	* 0 -> PAGE POINTER	1115					>EAA1			
1061 01C3					1116					>EBA1			
1062 01C3 68	163	SACH	TACCH	* SAVE HIGH ACC	1117					>ECA1			
1063 01C4 1064 01C4 60		SACL	TACCL	* SAVE LOW ACC	1118					>EDA1			
1065 01C5	164	SACL	MCCL	- SAVE LOW ACC	1119					>EEA1 >EFA1			
1066 01C5 56	60	DMOV	DRR I	* DRR1 -> DRR2	1121					>F061			
1067 01C6		01104	DAKI	DAK! -> DAKE	1122					>F 0E 1			
068 01C6 41	00	ZALS	DRR	* DRR -> ACC	1123					>F161			
069 01C7			•	5	1124					>FIEI			
1070 01C7 DC	104	ANDK	>00FF	* MASK-OFF MSB BYTE	1125					>F261			
0108 00	FF				1126				DATA	>F2E1			
1071 01C9					1127	0316	F361		DATA	>F361			
1072 01C9 60	160	SACL	DRR I	* ACC -> DRR1	.1128	0317	F3E1		DATA	>F3E1			
1073 DICA					1129					>F461			
1074 01CA 41	64	ZALS	TACCL	* RESTORE LOW ACC	1130					>F4E1			
1075 01CB		40011	T. C.C.	* DECTORE 111611 400	1131					>F 56 I			
1076 01CB 48 1077 01CC	163	ADDH	TACCH	* RESTORE HIGH ACC	1132					>F5E1			
1077 01CC 1078 01CC 50	62	LST	TSTO	* RESTORE STO	1133					>F661 >F6E1			
1079 01CD	.02	23.	1510	RESTORE STO	1134 1135					>F761			
1080 01CD CE	00	EINT		* INTERRUPTS ENABLED	1136					>F 7E I			
1081 01CE					1137					>F841			
1082 01CE CE	26	RET		* RETURN TO PROGRAM	1138					>F881			
1083 01CF					1139					>F8C1			
1084 01CF					1140				DATA	>F901			
1085	•••			*******************************	1141				DATA	>F941			
1086	•				1142				DATA	>F981			
1087	:		XINT SERVI	CE ROUTINE	1143					>F9C1			
1088	•				1144					>FA01			
1089 1090 Olcf	***				1145					>FA41			
1090 01CF 1091 01CF CE	00 TXR	T EINT		* INTERRUPTS ENABLED	1146					>FA81			
1091 01CF CE	.00 IAR	. CINI		THIERMONIS ENABLED	1147					>FACI			
1092 01D0 FF	'An	В	START	* BRANCH TO PROGRAM START	1148 1149					>FB01 >FB41			
0101 00		-	•	S.S.I.S. 15 TROUNAN START			FB81			>FB81			

EC128	32020 FAMILY MACRO	ASSEMBLER	PC 1.0 85.157	14:10:03 11-19-85 PAGE 0027	EC128	32020	FAMILY MACRO A	SSEMBLER	PC 1.0 85		03   11-19-85 PAGE 0028
1152 032	E ECOL DAT	A >FC01			1209 0368	FEC3	DATA	>FFC3			
1153 032	O ECSI DAT	A >FC31			1210 0369			>FFC7			
1154 033					1211 036A		DATA	>FFCB			
1155 033					1212 036B		DATA	>FFCF			
1156 033					1213 0360		DATA	>FFD3			
1157 033					1214 0360		DATA	>FFD7			
1158 033					1215 036E	FFDB	DATA	>FFDB			
1159 033					1216 036F	FFDF	DATA	>FFDF			
1160 033		A >FD11			1217 0370	FFE2	DATA	>FFE2			
1161 033	8 FD31 DAT	A >FD31			1218 0371		DATA	>FFE4			
1162 033		A >FD51			1219 0372		DATA	>FFE6			
1163 033					1220 0373		DATA	>FFE8			
1164 033					1221 0374		DATA	>FFEA			
1165 033					1222 0375		DATA	>FFEC			
1166 033					1223 0376		DATA	>FFEE			
1167 033					1224 0377		DATA	>FFF0			
1168 033					1225 0378		DATA	>FFF2 >FFF4			
1169 034					1226 0379		DATA	>FFF6			
1170 034					1227 037A		DATA	>FFF8			
1171 034					1228 0378		DATA	>FFFA			
1172 034					1230 0370			>FFFC			
1173 034					1231 037E		DATA	>FFFE			
1175 034					1232 037F		DATA				
1176 034					1233 0380		0414	, 0			
1177 034					1234 0380		DATA	>1F5F	• ;	POSITIVE VALUES	NEXT
1178 034					1235 0381		DATA	>1E5F		(POLARITY BIT	
1179 034					1236 0382			>105F			
1180 034					1237 0383			>1C5F			
1181 034					1238 0384		DATA	>1B5F			
1182 034					1239 0385	IASF	DATA	>1A5F			
1183 034	E FF09 DAT				1240 0386		DATA	>195F			
1184 034	F FF 19 DAT				1241 0387			>185F			
1185 035					1242 0388		DATA	>175F			
1186 035					1243 0389		DATA	>165F			
1187 035					1244 038A		DATA	>155F			
1188 035					1245 0388		DATA	>145F			
1189 035					1246 0380			>135F			
1190 035					1247 0380			>125F >115F			
1191 035					1248 038E 1249 038F		DATA	>105F			
1192 035					1250 0390		DATA	>F9F			
1193 035					1251 0391		DATA	>F1F			
1195 035					1252 0392		DATA	>E9F			
1196 035					1253 0393		DATA	>EIF			
1197 035					1254 0394		DATA	>D9F			
1198 035					1255 0395		DATA	>DIF			
1199 035					1256 0396		DATA	>C9F			
1200 035		A >FF9D			1257 0397	7 0C1F	DATA	>CIF			
1201 036		A >FFA3			1258 0398		DATA	>B9F			
1202 036					1259 0399		DATA	>B1F			
1203 036					1260 039A		DATA	>A9F			
1204 036					1261 039E		DATA	>AIF			
1205 036					1262 0390		DATA	>99F			
1206 036					1263 0390		DATA	>91F			
1207 036					1264 0396			>89F			
1208 036	7 FFBF DAT	A >FFBF			1265 039F	081F	DATA	>81F			

EC128	32020 FAMILY MAG	CRO ASSE	EMBLER	PC 1.0 85.	157	11-19-85 GE 0029	EC128		32020	FAMILY	MACRO A	SSEMBLER	PC I	1.0 85.1	57	4:10:03 11-1 PAGE 003	
1266 03A0	07 <b>B</b> F	DATA >	78F				1323	0309	0093		DATA	>93					
1267 03A1		DATA >					1324				DATA						
1268 03A2		DATA >						03DB			DATA						
1269 03A3		DATA >					1326	03DC	007B		DATA						
1270 03A4		DATA >					1327				DATA						
1271 03A5 1272 03A6		DATA >6					1328				DATA						
1272 03A0		DATA >					1329				DATA						
1274 03AB		DATA >					1330				DATA						
1275 03A9		DATA >					1332				DATA						
1276 03AA		DATA >					1333				DATA						
1277 03AB		DATA >					1334				DATA						
1278 03AC		DATA >					1335				DATA						
1279 03AD		DATA >					1336				DATA						
1280 03AE 1281 03AF		DATA >					1337				DATA						
1282 03B0		DATA >					1338				DATA						
1283 0381		DATA >						03E9			DATA	>39					
1284 0382		DATA >						03EB			DATA						
1285 0383		DATA >					1342				DATA						
1286 03B4		DATA >	34F				1343				DATA						
1287 0385		DATA >					1344				DATA						
1288 0386		DATA >					1345				DATA	>21					
1289 0387		DATA >						03F0			DATA						
1290 0388 1291 0389		DATA >						03F1				>1C					
1292 03BA		DATA >						03F2			DATA						
1293 03BB		DATA >						03F3 03F4			DATA						
1294 03BC		DATA >						03F5			DATA						
1295 03BD		DATA >						03F6			DATA						
1296 03BE		DATA >2						03F7			DATA						
1297 03BF		DATA >					1354	03F8	000E		DATA	>E					
1298 03C0		C ATA						03F9			DATA	>C					
1299 '03C1		DATA >			7			03FA				>A					
1300 03C2 1301 03C3		DATA >					1357				DATA						
1302 0304		DATA >						03FC 03FD				>6 >4					
1303 03C5		DATA >						03FE			DATA	>2					
1304 03C6		C ATAC						03FF			DATA						
1305 03C7		C ATAC					1362										
1306 03CB		DATA >					1363				END						
1307 03C9		DATA >					NO ERR	ORS,	NO WAR	NINGS							
1308 03CA 1309 03CB		DATA >															
1310 03CC		DATA >															
1311 03CD		DATA >															
1312 03CE		DATA >															
1313 03CF		DATA >															
1314 0300		DATA >															
1315 03D1		DATA >															
1316 03D2		DATA >															
1317 03D3 1318 03D4		DATA >0															
1319 0305		DATA >															
1320 0306		DATA >															
1321 03D7	EA00	DATA >															
1322 03D8	009B (	DATA >	9B														

# 16. Implementation of the Data Encryption Standard Using the TMS32010

Panos Papamichalis and Jay Reimer Digital Signal Processing - Semiconductor Group Texas Instruments

#### INTRODUCTION

The programmability of the TMS320 family of digital signal processors makes possible the implementation of different signal processing algorithms on the same device, rather than on several different custom chips. As an example, this application report describes the implementation of a data encryption method on the TMS32010. The encryption scheme operates on a stream of bits that represents text, computer files, or anything else presented in binary form. In particular, the encryption method is considered in conjunction with speech coding to achieve secure communication over voice channels. Another example consists of the encryption of data supplied to a transmitting modem and decryption of the corresponding data stream coming out of the receiving modem. The algorithm chosen for the encryption is the Data Encryption Standard (DES) as extablished by the National Bureau of Standards.1

The following paragraph has been taken from reference [1] and is brought to the attention of the readers of this report. For more information, please contact the national Bureau of Standards.

"EXPORT CONTROL: Cryptographic devices and technical data regarding them are subject to Federal Government export controls as specified in Title 22, Code of Federal Regulations, Parts 121 through 128. Cryptographic devices implementing [the DES] and technical data regarding them must comply with these Federal regulations."

#### THE DATA ENCRYPTION STANDARD (DES)

#### Encryption/Decryption Algorithm

The Data Encryption Standard (DES), the algorithm of data encryption selected by the United States federal government, is described in detail in the NBS publications. 

The description is summarized here in order to associate it with the implementation on the TMS32010.

Figure 1 shows a flowchart of the enciphering portion of the algorithm. The stream of bits to be encrypted (the plaintext) is segmented into blocks of 64 bits. Each 64-bit block is submitted to an initial permutation, and then is split into two 32-bit blocks (a left one L<sub>0</sub> and a right one R<sub>0</sub>), which are input to the transformation section. The transformation section consists of 16 stages, where the data is scrambled by the use of the encryption key. At each stage i, the inputs are the left block Li-1 and right block Ri-1 of the previous stage, and the outputs are the left block Li and right block Ri of this stage. The outputs Li and Ri of each stage are computed from Li-1, Ri-1, and a subkey Ki that is generated from the encryption key. Note that the 16th stage is different from the other stages. The output of the last stage is subjected to a permutation, which is the inverse of the initial permutation. The resulting 64 bits are the ciphertext.




Figure 1. Flowchart of the DES Encryption

The initial permutation and inverse initial permutation matrices IP and IP-1 in Figure 1 are shown in Figures 2 and 3. Where there is bit manipulation according to a matrix, the matrix should be read from left to right and row by row. Each entry of the matrix corresponds to a bit in the output block. In other words, the information presented in the matrix is sequential and not two-dimensional. The matrix arrangement is used here only for convenience of presentation.

Each entry of the matrix indicates the order of the bit in the input bit stream, starting from the leftmost bit. For example, during the initial permutation, the leftmost bit after the permutation is the 58th bit from the left in the input stream; the second leftmost bit is the 50th bit, etc. If the matrix has as many entries as the number of bits of the input block, the input and output blocks from the bit manipulation have the same number of bits. If, however, the matrix has more entries (by repeating some of the bits of the input block) or fewer entries (by skipping some input-block bits), the output of the bit manipulation is longer or shorter, respectively, than the input. Such examples, shown later in this report, are matrix E that transforms 32 bits into 48 bits, and matrix PC-2 that transforms 56 bits to 48 bits.

58	50	42	34	26	18	10	2
60	52	44	36	28	20	12	4
62	54	46	38	30	22	14	6
64	56	48	40	32	24	16	8
57	49	41	33	25	17	9	1
59	51	43	35	27	19	11	3
61	53	45	37	29	21	13	5
63	55	47	39	31	23	15	7

Figure 2. Matrix IP

40	8	48	16	56	24	64	32
39	7	47	15	55	23	63	31
38	6	46	14	54	22	62	30
37	5	45	13	53	21	61	29
36	4	44	12	52	20	60	28
35	3	43	11	51	19	59	27
34	2	42	10	50	18	58	26
33	1	41	9	49	17	57	25

Figure 3. Matrix IP-1

The function  $f(R_{i-1},K_i)$  of Figure 1, which combines the right block  $R_{i-1}$  of the previous stage and the subkey  $K_i$  of the present stage i, is shown in detail in Figure 4. The input to the function is a block of 32 bits, and the output is also a block of 32 bits. Figures 5, 6, and 7 give the matrices E, P, and S1 through S8 of Figure 4.  $K_i$ 's are subkeys generated from the main key, as described in the next section. The S-boxes, which convert a 6-bit sequence to a 4-bit sequence, are used as follows: the first and last bits of the sequence, taken together, represent a number I between 0 and 3, while the middle 4 bits represent a number J between 0 and 15. The S-boxes are 4 x 16 matrices whose entries take values between 0 and 15. Each of these entries can be represented by a 4-bit number. For each S-box, the I and




Figure 4. Computation of the Function  $f(R_i, K_{i+1})$  of Figure 1

J are computed, and the corresponding 4-bit number in the matrix is the output. For example, if the input to S1 box is

2 3

32

001010, then I=0, J=5, and the output is the decimal 15, which corresponds to the 4-bit binary number 1111.

7 20 21

16

32		_		-	9							10	,	20	21	
4	5	6	7	8	9							29	12	28	17	
8	9	10	11	12	13							1	15	23	26	
12	13	14	15	16	17							5	18	31	10	
16	17	18	19	20	21							2	8	24	14	
20	21	22	23	24	25							32	27	3	9	
24	25	26	27	28	29							19	13	30	6	
28	29	30	31	32	1							22	11	4	25	
	Fi	gure :	5. Ma	atrix l	Ξ							Fi	gure (	6. Ma	trix I	•
								S1	l							
	14	4	13	1	2	15	11	8	3	10	6	12	5	9	0	7
	0	15	7	4	14	2	13	1	10	6	12	11	9	5	3	8
	4	1	14	8	13	6	2	11	15	12	9	7	3	10	5	0
	15	12	8	2	4	9	1	7	5	11	3	14	10	0	6	13
								S	2							
		_	_		_		_		_	_	_			_	_	
	15	1	8	14	6	11	3	4	9	7	2	13	12	0	5	10
	3	13	4	7	15	2	8	14	12	0	1	10	6	9	11	5
	0	14	7	11	10	4	13	1	5	8	12	6	9	3	2	15
	13	8	10	1	3	15	4	2	11	6	7	12	0	5	14	9
								s	,							
								٥.	,							
	10	0	9	14	6	3	15	5	1	13	12	7	11	4	2	8
	13	7	0	9	3	4	6	10	2	8	5	14	12	11	15	1
	13	6	4	9	8	15	3	0	11	1	2	12	5	10	14	7
	1	10	13	0	6	9	8	7	4	15	14	3	11	5	2	12
								S	1							
	7	13	14	3	0	6	9	10	1	2	8	5	11	12	4	15
	13	8	11	5	6	15	0	3	4	7	2	12	1	10	14	9
	10	6	9	0	12	11	7	13	15	1	3	14	5	2	8	4
	3	15	0	6	10	1	13	8	9	4	5	11	12	7	2	14
									_							
								S	5							
	2	12	4	1	7	10	11	6	8	5	3	15	13	0	14	9
	14	11	2	12	4	7	13	1	5	Ö	15	10	3	9	8	6
	4	2	1	11	10	13	7	8	15	9	12	5	6	3	0	14
	11	8	12	7	1	14	2	13	6	15	0	9	10	4	5	3
	• •	·	-	•	•		-		·		·	•		•	,	•
								S	6							
	12	1	10	15	9	2	6	8	0	13	3	4	14	7	5	11
	10	15	4	2	7	12	9	5	6	1	13	14	0	11	3	8
	9	14	15	5	2	8	12	3	7	0	4	10	1	13	11	6
	4	3	2	12	9	5	15	10	11	14	1	7	6	0	8	13

Figure 7. S Matrices

4	11	2	14	15	0	8	13	3	12	9	7	5	10	6	1
13	0	11	7	4	9	1	10	14	3	5	12	2	15	8	6
1	4	11	13	12	3	7	1:4	10	15	6	8	0	5	9	2
6	11	13	8	1	4	10	7	9	5	0	15	14	2	3	12
								S8							
13	2	8	4	6	15	11	1	10	9	3	14	5	0	12	7
1	15	13	8	10	3	7	4	12	5	6	11	0	14	9	2
7	11	4	1	9	12	14	2	0	6	10	13	15	3	5	8
	_		_			_				_	_	_	_	_	

Figure 7. S Matrices (continued)

For decrypting the ciphertext, the same procedure is used as for encrypting, except that the transformation block in Figure 1 is modified as shown in Figure 8. The left and right 32-bit word locations are exchanged, and the algorithm starts with subkey 16 and ends with subkey 1. The implementation for decryption is similar to encryption. The TMS32010 code (see the appendix) includes a flag to signal if encryption or decryption is performed. In decryption, the subkeys are read backwards, but everything else remains the same.

# Generation of the Subkeys

The encryption key is 64 bits long, out of which only 56 bits are used for the encryption. In every group of eight bits, the eighth bit is such that the byte has odd parity. This provides some guarantee of key integrity during transmission. From the 64-bit key, 16 subkeys, each 48-bits long, are generated as shown in Figure 9. The matrices for permuted choices 1 and 2, PC-1 and PC-2, are given in Figures 10 and 11, respectively. Table 1 shows the number of left shifts at each stage. The indicated left shifts are circular left shifts for each half of keys  $C_i$  and  $D_i$ .

Table 1. Left Shifts for Subkey Generation

Iteration Number	Number of Left Shifts
1	1
2	1
3	2
4	2
5	2
6	2
7	2
8	2
9	1
10	2
11	2
12	2
13	2
14	2
15	2
· 16	1




Figure 8. Flowchart of the DES Decryption




Figure 9. Generation of 16 48-Bit Subkeys from the Encryption Key

57	49	41	33	25	17	9	14	17	11	24	1	5
1	58	50	42	34	26	18	3	28	15	6	21	10
10	2	59	51	43	35	27	23	19	12	4	26	8
19	11	3	60	52	44	36	16	7	27	20	13	2
							41	52	31	37	47	55
63	55	47	39	31	23	15	30	40	51	45	33	48
7	62	54	46	38	30	22	44	49	39	56	34	53
14	6	61	53	45	37	29	46	42	50	36	29	32
21	12	5	28	20	12	4						

Figure 10. Matrix of PC-1

Figure 11. Matrix PC-2

#### MODES OF OPERATION

The DES algorithm can be implemented in different modes of operation<sup>2</sup>, two of which are the Electronic CodeBook (ECB) mode and the Output FeedBack (OFB) mode. Selection of a mode determines the kind of plaintext to serve as input to the algorithm and how the ciphertext is used.

Figure 12 is another representation of Figure 1 and corresponds to the most straightforward application of the algorithm, the Electronic CodeBook (ECB) mode. The plaintext is the actual bit stream to be encrypted, and the ciphertext is what is actually transmitted over the communications medium.

Figure 13 depicts the 64-bit Output FeedBack (OFB) mode. In this case, the 64 bits of the output of the DES algorithm are exclusive-ORed with 64 bits of the actual bit stream to generate the encrypted stream for transmission. The same 64 bits of the DES output are then fed back to the input of the DES as the new input to the algorithm. The whole process is initialized by inputting a predetermined block of 64 bits into the DES algorithm. The receiver has a similar operation. As long as it has the same initial 64-bit block as input, the receiver operates synchronously with the transmitter. Note that in this mode there is no need to implement the decrypting portion of the algorithm, because both the transmitter and the receiver are using only the encrypting portion of the DES. The OFB mode has the

advantage over the ECB that it confines any transmission errors to single bits, rather than a block of 64 bits.

# TMS32010 IMPLEMENTATION OF THE DES

In addition to implementing the main encryption/decryption algorithm, it is necessary to process the encryption key in order to generate the subkeys used in the DES. The key consists of 64 bits, of which only 56 are active. In every byte of the key, the eighth bit is an odd-parity bit. To avoid any mistakes, the user is asked to supply the 56 bits. The device then generates the correct 64-bit version that can be used for storage and transmission. This function is realized by the routine DESKEY. The whole implementation of the Data Encryption Standard in TMS32010 assembly language can be found in the appendix. Figure 14 is a flowchart illustrating the arrangement of the TMS32010 programs that implement the DES.

The largest part of the code consists of a repetitive construction, which implements the permutation of a block of bits according to a matrix. This construction is discussed here to provide a better understanding when implementing the code.

Assume that a certain step of the algorithm requires the scrambling of 64 bits according to a matrix. The 64 input bits are stored in four words, WI1 to WI4. The scrambled-bit output is also stored in four words, WO1 to WO4. The scrambling is accomplished by constructing the




Figure 12. Electronic CodeBook (ECB) Encryption Mode




Figure 13. Output FeedBack (OFB) Encryption Mode




Figure 14. Flowchart of TMS32010 Programs Implementing the DES

WO1 to WO4, one bit at a time from left to right. For example, let the current entry of the matrix be the 35th entry and have the value 53. This means that WO1 and WO2 are already filled (containing  $2\times 16=32$  bits), and now the third bit of WO3 is being determined. Since that bit is the 53rd bit of the input stream, it occupies the fifth location in WI4 (53 = 3 × 16 + 5). If M1 contains >8000 (hexadecimal value), the transfer of the bit from the input stream to the scrambled output stream is performed by the following code:

AND M1 ADDH WO3 SACH WO3,1

In other words, the bit of interest is positioned at the leftmost location of the accumulator's low word, and then masked out by M1. The current contents of WO3 are added to the accumulator's high word, which is then stored back to WO3 shifting by one. In this way, the bit of interest is also picked up.

In order to run the main algorithm, 16 subkeys, each 48-bits long, must be generated, to be used at the 16 stages of the algorithm. The algorithm for the generation of the subkeys involves permutations and shifts of the original key. The method of generating the 16 subkeys is implemented in the routine KEYGEN. For convenience, each subkey is stored in four 16-bit words so that only the top 12 bits are active in each word.

Having generated the subkeys, an incoming stream of bits can be encrypted or decrypted. The body of the DES algorithm is implemented in the routine DES. This routine implements both encryption and decryption, and the appropriate choice is flagged by a bit. In the present implementation, this bit is supplied together with the key.

Table 2 shows the program storage in words and the execution time in instruction cycles and milliseconds, as required by the DES algorithm. The information given for the routine DES is the time required per 64 input data bits. The execution time of the DES algorithm corresponds to a loading of 100 percent of the device for a bit rate of about 42.5 kbit/s. This makes the TMS32010 a faster encryption device than some of the currently available dedicated devices.9

Table 2. TMS32010 Memory and Speed for the DES

Function	Program Memory (words)	Execution Time (instruction (ms) cycles)		
Key Management and Subkey Generation	600	4527	0.905	
Encryption Decryption	1102 (both)	7464 7542	1.493 1.508	

NOTE: The encryption/decryption execution time is an average for the half-duplex operation and for processing 64 bits, based on a 200-ns instruction cycle. The corresponding actual bit rates are:

Encryption: 42.86 kbit/s Decryption: 42.42 kbit/s

The data memory required for the implementation of the DES includes 64 locations for the subkeys and another 51 locations as scratch registers. If an application running concurrently requires more data memory, the minimum memory requirement is four words, which contain the DES key. The subkeys can be regenerated at the beginning of every encrypting (or decrypting) session (but with a corresponding penalty in execution time).

Note that no attempt of optimization is made in this implementation. Because of tradeoffs between data memory, program memory, and execution speed, the designer must optimize the implementation of the algorithm to fit the needs of the application.

#### ENCRYPTION OF CODED SPEECH

The TMS32010 Digital Signal Processor has been applied to encoding of speech signals in a variety of approaches. Its architecture and instruction set are particularly convenient for easy implementation and fast execution of speech algorithms, such as those used in vocoders. Several algorithms have been implemented on the TMS32010 to

encode speech data at 2.4, 9.6, 16, and 32 kbit/s.3-8 These speech-encoding algorithms can be readily combined with a data encryption method to provide security both in store-and-forward applications and in telecommunications applications. In this section, a review of the requirements for the speech coding algorithms is presented to show how the DES can be incorporated in a speech coding application. Figure 15 illustrates how the DES may be implemented on the TMS32010 processor for either data or speech encryption.

Table 3 presents the different speech-coding algorithms that have been implemented on the TMS32010. Table 4 summarizes the loading of the TMS32010, when running the DES, for several bit rates corresponding to the bit rates of Table 3. Note that these loadings are for half-duplex operation, i.e., for either encryption or decryption only.

Table 3. Speech-Coding Algorithms Implemented on the TMS32010

Coding Method	Bit Rate (kbit/s)	TMS32010 Loading (percent realtime)			
		Analysis	Synthesis		
LPC	2.4	43	44		
RELP	9.6	91	79		
APC	16	87	35		
SBC	16	38	38		
ADPCM	32	47	45		
ADPCM-CCITT	32	91	95		

NOTE: LPC = Linear Predictive Coding, 10th-order model
RELP = Residual Excited Linear Predictive vocoder

APC = Adaptive Predictive Coding

SBC = Sub-Band Coding
ADPCM = Adaptive Differential PCM (CCITT algorithm, not

bit-by-bit compatible)

ADPCM-CCITT = CCITT ADPCM (bit-by-bit compatible)




Figure 15. Speech or Data Encryption/Decryption with the TMS32010

Table 4. TMS32010 Loading Time for the DES (Half-Duplex)

Bit Rate (kbit/s)	TMS32010 Loading (percent realtime)						
42.8	100						
32	75						
16 9.6	37 22						
2.4	-6						

NOTE: The loading (for encryption) is given as a percentage of 42.8 kbit/s. The other bit rates were selected to match the bit rates in Table 3.

A comparison of Tables 3 and 4 shows that the 2.4-kbit/s full-duplex system can be implemented in realtime, including the encryption, in only one TMS32010. However, for the other coding schemes, it is necessary to use a second chip. The speech algorithms used have been selected without consideration for any other processing of the speech signal. It may be possible to restructure the marginal cases in order to implement the combined speech and encryption algorithms with fewer chips. Other speech coding algorithms with lighter computational load may also be considered.

# CONCLUSION

The TMS32010 Digital Signal Processor can be used to implement algorithms, such as the DES, which in the past have been implemented on dedicated devices. The 200-ns cycle time of the TMS32010 makes possible a half-duplex rate of 42.5 kbit/s for the DES. This rate is superior to that achieved by some of the available devices. The single-cycle multiplication is used in the computation of the S-boxes and helps increase encryption speed. Applications of the encryption include not only speech, as discussed in this report, but any kind of digital data. For example,

implementation of a V.22 bis modem can be combined with the DES to achieve security of the transmitted information. An important point to be considered is that, having designed the TMS32010 in a system, the data encryption function can be added with minimal system cost because of the programmability of the device. This feature is a natural extension in the functionality of a digital signal processor.

# REFERENCES

- 1. Data Encryption Standard, FIPS Publication 46, National Bureau of Standards (January 1977).
- DES Modes of Operation, FIPS Publication 81, National Bureau of Standards (November 1981).
- A.W. Holk and W.W. Anderson, "A Single-Processor LPC Vocoder," Proceedings 1984 IEEE International Conference on Acoustics, Speech and Signal Processing, 44.13.1-4 (March 1984).
- W.K. Gass and M.M. Arjmand, "Real-Time 9600 Bits/Sec Speech Coding on the TI Professional Computer," Proceedings 1984 IEEE International Conference on Acoustics, Speech and Signal Processing, 27.9.1-4 (March 1984).
- B.S. Atal and M.R. Schroeder, "Adaptive Predictive Coding of Speech Signals," Bell System Technology Journal, Vol 49, 1973-1986 (October 1970).
- T.P. Barnwell, III, R.W. Schafer, R.M. Mercereau, and D.L. Smith, "A Real Time Speech Subband Coder Using the TMS32010," *Proceedings IEEE Southcon* 1984 (1984).
- "Recommendation G.721: 32 Kbit/s Adaptive Differential Pulse Code Modulation (ADPCM)," CCITT (October 1984).
- 8. J.B. Reimer, M. McMahan, M.M. Arjmand, 32-kbit/s ADPCM with the TMS32010, Texas Instruments (1985).
- C.R. Abbruscato, "Data Encryption Equipment," *IEEE Communications Magazine*, Vol 22, 15-21 (September 1984).

# **Appendix**

# TMS32010 Assembly Language Programs

The TMS32010 code implementing the DES is not published in this appendix because it falls within the U.S. Department of State Export Control Regulations. If a copy of the code is desired, please contact your local TI representative.

# 17. 32-kbit/s ADPCM with the TMS32010

Jay Reimer
Digital Signal Processing - Semiconductor Group
Texas Instruments

Mike McMahan Corporate Engineering Center Texas Instruments

Masud Arjmand Central Research Laboratories Texas Instruments

#### INTRODUCTION

Digital voice communication is typically transmitted in a 64-kbit/s PCM bit stream. Voice and data communications demand increasing capacities for signal transmission without significant degradation in the quality of the transmitted signal. One of the recommended solutions for accomplishing this task is that of Adaptative Differential Pulse Code Modulation (ADPCM). This solution has been reviewed by CCITT (International Telegraph and Telephone Consultative Committee), and a specific standard\* has been recommended. Two solutions, a full-duplex solution and a half-duplex solution, are discussed in this application report. Both follow the model recommended by CCITT for 32-kbit/s ADPCM, although only the half-duplex solution provides a bit-for-bit compatible data stream as required by the recommendation. At 32 kbit/s, the ADPCM solution provides double the channel capacity of the current 64-kbit/s PCM technique. Each solution has been totally incorporated in the internal memory space of the Texas Instruments TMS32010 microprocessor.

This application report presents a brief review of the basic principles of PCM and ADPCM. Hardware requirements, software logic flow, and key features of the TMS32010 microprocessor for the implementation of ADPCM are also given. Source code is provided for the implementation and creation of an ADPCM transmission channel.

#### DIGITIZATION

Over the past 20 years, the telecommunications industry has changed from totally analog circuits to networks which integrate both analog and digital circuits. Digital signal encoding has the advantages of greater noise immunity, efficient regeneration, easy and effective encryption, and uniformity in transmitting voice and data signals. Increased bandwidth is required to transmit digital signals while maintaining a given analog signal quality at the receiver.

Voice store and forward systems have been changing from totally analog storage media, such as audio tape, to digitized storage which allows random access of stored data, but with the tradeoff of increased storage media requirements.

Signal quality begins with the digitization of the original analog signal. The process of digitization and coding introduces a distortion associated with the quantization of the digitized signal, as shown in Figure 1. This signal distortion or noise is different from the channel noise normally associated with a transmitted signal. After a signal

has been digitized, the signal is much less susceptible to channel noise since the signal can be regenerated as well as amplified along the way, thus reducing the possibility of being corrupted by the transmission system. The overall quality of digital transmission is then limited by the digitization process in an error-free transmission system.

Figures 2 and 3 show general representations of a digital communication channel. The actual transmission (and storage of a digital waveform) uses an analog channel. The outside points of the communications channel are the transmitter and receiver, as shown in Figure 2. These are commonly combined in a single device known as a combo-CODEC (CODing and DECoding device). The codec supplies, on the coding or transmitting side, the necessary filtering to bandlimit the analog signal and avoid signal alias and A/D conversion. On the decoding or receiving side, the codec performs a D/A conversion and then interpolates or smooths the resultant signal.

Figure 3 shows the digitized signal modulated for transmission in the network and then demodulated at the receiving end to retrieve the transmitted digital signal.

#### **PCM**


Digitization and coding of the analog signal at the transmitter can be performed in several ways. The complexity of the chosen method is related to availability of encoder memory and to the resultant delay in the encoding process.


When digital signal transmission is implemented, memory and the resultant delay dictate that a simple scheme, such as Pulse Code Modulation (PCM), be implemented. PCM codes each sampled analog value of the input waveform to a unique or discrete value. The digital quantization introduces distortion into the signal waveform, as shown in Figure 1.

A nonuniform quantization scheme may be used to COMPAND (COMpress and exPAND) the signal in the waveform coding and decoding blocks in the system, generating log-PCM. By using larger quantization steps for large amplitude signals and smaller steps for small amplitude signals, efficient use is made of the data bits for digital transmission while maintaining specific signal-to-quantization noise thresholds. With the two current methods of COMPANDING (A-law and  $\mu$ -law), the signal quality of a 13-bit digitized signal is maintained while transmitting only 8 bits per sample.

While quantizers remove the irrelevancy in a signal, coders remove the redundancy. In PCM encoding, each sample of the input waveform is independent of all previous samples; no encoder memory is required.

<sup>\*</sup>Recommendation G.721, 32 kbits/s Adaptive Differential Pulse Code Modulation'', CCITT, 1984.








Figure 1. Quantization Errors in a Digitized Signal




Figure 2. Digital Communication of Waveforms



Figure 3. Digital Channel

#### ADPCM

Analysis of speech waveforms shows a high sample-tosample correlation. By taking advantage of this property in speech signals, more efficient coding techniques have been designed to further reduce the transmission bit rate while preserving the overall signal quality.

# **APCM**

Adaptive PCM (APCM) is a method that may be applied to both uniform and nonuniform quantizers. It adapts the stepsize of the coder as the signal changes. This accommodates amplitude variations in a speech signal between one speaker and the next, or even between voiced and unvoiced segments of a continuous signal. The adaptation

may be instantaneous, taking place every few samples. Alternatively, it may occur over a longer period of time, taking advantage of more slowly varying features. This is known as syllabic adaptation.

The basic concept for an adaptive feedback system, APCM, is shown in Figure 4. An input signal, s(k), in the transmitter is quantized and coded to an output, I(k). This output is also processed by stepsize adaptation logic to create a signal, q(k), that adapts the stepsize in the quantizer. Correspondingly, in the receiver, the received signal, I(k), is processed by an inverse quantizer (i.e., decoded), producing the reconstructed signal,  $s_r(k)$ . Like the transmitter, the quantized signal, I(k), is processed by adaptation logic to create a stepsize control signal, q(k), for the inverse quantizer.




Figure 4. APCM Block Diagram

# **DPCM**

The method of using the sample-to-sample redundancies in the signal is known as differential PCM (DPCM). The overall level of high correlation on a sampley-sample basis indicates that the difference between adjacent samples produces a waveform with a much lower dynamic range. Correspondingly, an even lower variance can be expected between samples in the difference signal. A signal with a smaller dynamic range may be quantized to a specific signal-to-noise ratio with fewer bits.

A differential PCM system, DPCM, is shown in Figure 5. In Figure 5, the signal difference, d(k), is determined using a signal estimate, se(k), rather than the actual previous sample. By using a signal estimate, se(k), the transmitter uses the same information available to the receiver. Each successive coding actually compensates for the quantization error in the previous coding. In this way, the reconstructed signal, s<sub>r</sub>(k), can be prevented from drifting from the input signal, s(k), as a result of an accumulation of quantization errors. The reconstructed signal, sr(k), is formed by adding the quantized difference signal, do(k), to the previous signal estimate, se(k). The sum is the input to predictor logic which determines the next signal estimate. A decoding process is used in both the transmitter and receiver to determine the quantized difference signal, d<sub>0</sub>(k), from the transmitted signal, I(k).

#### ADPCM

ADPCM combines the features of both the APCM and DPCM systems. Figure 6 shows the basic blocks combining adaptation and differencing features in an ADPCM system.

Both quantizer adaptation and signal differencing require the storage (in memory) of one or more samples in both the transmitter and receiver. Furthermore, the transmitter must use some method to ensure that the receiver is operating synchronously. This is accomplished by using only the transmitted signal, I(k), to determine stepsize adaptation in the quantizer and inverse quantizer and to predict the next signal estimate. In this way, the blocks in the receiver can be identical to those in the transmitter. Additionally, the specific adaptation techniques are designed to be convergent and thereby help provide quick recovery following transmission errors.

The ADPCM system, as used in digital telephony, is not an original signal coding system, but is actually a transcoder, converting between log-PCM and ADPCM codes. Currently there are a large number of systems using log-PCM for transmission. The ADPCM system incorporates both an adaptive quantizer and an adaptive predictor. The adaptive quantizer contains speed-control and scale-factor adaptation. A measure of the rate-of-change of the difference signal provides a means of determining the speed control. The scale factor adjustments to the difference signal adapt the fit of the quantization levels to minimize the signal-tonoise ratio. With speed control, the system can take advantage of both the instantaneous and syllabic adaptation rates, thereby adapting better to both speech and data signals. In the adaptive predictor, the prediction filter coefficients are updated by a gradient algorithm. Predictor adaptation improves the performance of the predictor for nonstationary signals (e.g., speech).




Figure 5. DPCM Block Diagram




Figure 6. ADPCM Block Diagram

# THE ADPCM ALGORITHM

The ADPCM algorithm has a receiver imbedded in the transmitter. This is important since, if the signal feedback used to determine the signal estimate,  $s_e(k)$ , and consequently the quantized difference signal,  $d_q(k)$ , is the same as in the decoder, then the compensation for quantization errors can be made with subsequent difference samples. Since the decoder is actually imbedded in the encoder, each of the common blocks for transmitting and receiving is discussed in the following paragraphs.

Figures 7 and 8 show block diagrams of an ADPCM transmitter and receiver as specified by CCITT.

#### Encoder

The function of the encoder or transmitter, shown in Figure 7, is to receive a 64-kbit/s log-PCM signal and transcode it to a 32-kbit/s ADPCM signal. This is accomplished by converting the log-PCM signal, s(k), to a linear signal, s<sub>1</sub>(k), from which an estimate, s<sub>e</sub>(k), of the signal is subtracted to obtain a difference signal, d(k). The next step is to adaptively quantize this difference signal, d(k), by first taking the log (base 2), then normalizing by the quantization scale factor, y(k), and finally coding the result, I(k). A more uniform signal-to-noise ratio can be achieved by coding the log of the signal rather than the linear representation. The normalization provides the adaptation to the quantization and is based on past coded samples. Adaptation is controlled bimodally, being comprised of a fast adaptation factor for signals with large amplitude fluctuations (i.e., speech) and a slow adaptation factor for signals which vary more slowly (i.e., data). A speed-control factor, a<sub>1</sub>(k), weights the fast and the slow adaptation factors to form a single quantization scale factor, y(k).

The inverse adaptive quantizer uses the same signal, I(k), that has been transmitted to reconstruct a quantized version of the difference,  $d_{\bf q}(k)$ , and the same adaptive quantization characteristics as the adaptive quantizer section.

The quantized difference signal,  $d_q(k)$ , is input to an adaptive predictor which uses this input to compute a signal estimate,  $s_e(k)$ . The signal estimate,  $s_e(k)$ , is combined with the difference signal,  $d_q(k)$ , to determine a reconstructed signal,  $s_r(k)$ , which is the output in the decoder. This output is then subtracted from the next input sample to complete the feedback loop.

The adaptive predictor makes use of both an all-pole filter and an all-zero filter. The all-pole filter is a second-order filter with constrained adaptive coefficient values designed to match the slowly varying aspects of the speech signal. Since an all-pole predictor is particularly sensitive to errors, the predictor makes use of a sixth-order all-zero filter to offer signal stability even with transmission errors.

# Decoder

The function of the decoder or receiver, shown in Figure 8, is to receive a 32-kbit/s ADPCM signal and transcode it to a 64-kbit/s log-PCM signal. To accomplish this, the decoder utilizes many of the elements used by the encoder. The received data, I(k), is processed by an inverse adaptive quantizer, identical to the one in the corresponding encoder, to determine a quantized difference signal,  $d_q(k)$ . By filtering the difference signal,  $d_q(k)$ , through the adaptive predictor together with the previously reconstructed signal,  $s_r(k)$ , a signal estimate,  $s_e(k)$ , is obtained. The signal estimate,  $s_e(k)$ , is added to the difference signal,  $d_q(k)$ , to compute the reconstructed signal,  $s_r(k)$ . The reconstructed signal,  $s_r(k)$ , is converted from a linear-PCM to a log-PCM signal,  $s_r(k)$ , which is then output following a synchronous




Figure 7. ADPCM Encoder Block Diagram (Diagram taken from CCITT Recommendation G.721)

coding adjustment. The coding adjustment limits the errors in tandem codings of a signal.

Note that the algorithm design achieves a convergence of the states of the encoder and decoder in spite of transmission errors. This convergence is a part of each of the adaptation computations and is demonstrated equationally in the following sections. The convergence is brought about by the inclusion of (1-2-N) terms which provide a finiteness to the memory of the adaptation parameters.

#### **Adaptive Quantization**

Adaptive quantization, a multistage process, is used to determine the quantization scale factor and the speed control that controls the rate at which the scale factor is adapted. Quantization is actually a four-bit quantization (a sign bit plus three-bit magnitude), since a four-bit signal is the transmitted output of the ADPCM transcoder. The adaptive quantizer block can be noted in Figure 7.

The difference signal, d(k), an input to the quantization process, is calculated by subtracting the signal estimate,  $s_e(k)$ , from the linear-PCM signal,  $s_l(k)$ .

$$d(k) = s_1(k) - s_e(k)$$
 (1)

This difference signal is normalized by taking the log (base 2) and subtracting from it the quantizer scale factor, y(k).

$$|I(k)| \leftarrow \log_2 |d(k)| - y(k) \tag{2}$$

Table 1' is used to provide the magnitude of the quantization result, |I(k)|, from this normalized input. The

sign bit of the ADPCM output value, I(k), is the sign of the difference signal, d(k).

The quantizer scale factor, y(k), is comprised of two parts, and therefore bimodal in nature. The two parts,  $y_l(k)$  and  $y_u(k)$ , are weighted by the speed-control factor,  $a_l(k)$ . For speech signals,  $a_l(k)$  will tend toward a value of one; for voiceband data,  $a_l(k)$  will tend toward zero. Refer to both Figures 7 and 8 for the inclusion of the quantizer scale factor and speed-control factor adaptation blocks.

$$y(k) = a_1(k)y_1(k-1) + [1 - a_1(k)] y_1(k-1)$$
 (3)

where  $0 \le a_1(k) \le 1$ 

One of the factors,  $y_u(k)$ , is considered to be unlocked, since it can adapt quickly to rapidly changing signals (e.g., speech) and has a relatively short-term memory. This factor,  $y_u(k)$ , is recursively determined from the quantizer factor, y(k), and the discrete function, W(1).

$$y_{ij}(k) = [1 - 2^{-5}] y(k) + 2^{-5}W[I(k)]$$
 (4)

where  $1.06 \le y_u(k) \le 10.00$ 

The factor, W(I), found in Table 2, is a function of I which causes  $y_u(k)$  to adapt by larger steps for larger values of I. This gives  $y_u(k)$  the freedom to track a signal almost instantaneously. Since y(k) is in the logarithmic domain, W(I) is effectively a multiplier of the scale factor.




Figure 8. ADPCM Decoder Block Diagram (Diagram taken from CCITT Recommendation G.721)

Table 1. I/O Characteristics of the Normalized Quantizer

Normalized Quantizer Input Range Iog2 d(k)  - y(k)	I(k)	Normalized Quantizer Output log <sub>2</sub>  d <sub>q</sub> (k)  - y(k)
[ 3.16, +∞)	7	3.34
[ 2.78, 3.16)	6	2.95
[ 2.42, 2.78)	5	2.59
[ 2.04, 2.42)	4	2.23
[ 1.58, 2.04)	3	1.81
[ 0.96, 1.58)	2	1.29
[-0.05, 0.96)	1	0.53
( -∞, -0.05)	0	-1.05

The other factor,  $y_l(k)$ , adapts more slowly and tracks signals which change slowly (e.g., voiceband data). This factor includes a lowpass filtering of the unlocked factor,  $y_u(k)$ . By including  $y_u(k)$  in the manner shown,  $y_l(k)$  is implicitly limited to the same range of values as the explicit limit placed on  $y_u(k)$ . Furthermore, the unity limit of  $a_l(k)$  provides the same limit implicitly for y(k) as for  $y_l(k)$  and  $y_u(k)$ .

$$y_1(k) = [1 - 2^{-6}] y_1(k-1) + 2^{-6}y_n(k)$$
 (5)

A speed-control factor,  $a_l(k)$ , adjusts the relative weighting of these two scale factors by making use of the short- and long-term averages,  $d_{ms}(k)$  and  $d_{ml}(k)$ , respectively, of the coded output to determine how rapidly the signal is changing. The combined scale factor, y(k), cannot be larger than either the unlocked,  $y_u(k)$ , or locked  $y_l(k)$ , terms. Therefore,  $a_l(k)$  is limited to one even if the predicted speed control,  $a_p(k)$ , is larger than one.

$$a_{I}(k) = \begin{cases} 1 & \text{,if } a_{p}(k-1) > 1 \\ a_{p}(k-1) & \text{,if } a_{p}(k-1) \le 1 \end{cases}$$
 (6)

Note that  $a_p(k)$  is implicitly limited to a maximum value of 2, while the speed-control factor used to mix the two scale factors is capped at a value of 1. In determining  $a_p(k)$ , an additional term of 1/8 is added each time if the difference in the short- and long-term averages becomes too large (i.e.,  $\mid d_{ms}(k) - d_{ml}(k) \mid \geq 2^{-3}d_{ml}(k)$ ) or if there is an idle channel (i.e., y(k) < 3). Where neither of these conditions exist, a uniform, slowly varying signal can be assumed, such as occurs in data transmission.

Table 2. Scale-Factor Multipliers

1	7	6	5	4	3	2	1	0
W(I)	69.25	21.25	11.50	6.12	3.12	1.69	0.25	-0.75

The short-,  $d_{ms}(k)$ , and long-term,  $d_{ml}(k)$ , averages of the transmitted ADPCM signal, I(k), are actually determined by averaging a weighted function, F(I), of the transmitted I, shown in Table 3.

$$d_{ms}(k) = [1 - 2^{-5}] d_{ms}(k-1) + 2^{-5}F [I(k)]$$
 (8)

$$d_{ml}(k) = [1 - 2^{-7}] d_{ml}(k-1) + 2^{-7}F [I(k)]$$
 (9)

The scale-factor and speed-control adaptations are a part of both the encoder and decoder logic. The adaptive quantization block has been specifically included in Figure 7, showing the encoder. For the decoder, the adaptive quantizer is included as part of the synchronization block to aid in the reduction of errors in tandem codings.

Table 3. Rate-of-Change Weighting Function

1	7	6	5	4	3	2	1	0
F(I)	7	3	1	1	1	0	0	0

# **Inverse Adaptive Quantization**

Inverse adaptive quantization is a process in which the four-bit ADPCM signal, I(k), is used to determine the normalized log of the difference signal from Table 1. The result is actually a quantized version of the difference signal,  $d_{\mathbf{q}}(k)$ , determined by adding the scale factor, y(k), to the value specified by Table 1 and calculating, the inverse log (base 2) of this sum.

$$d_{q}(k) = \log_{2} -1 \left[ \left\{ \log_{2} |d_{q}(k)| - y(k) \right\} + y(k) \right]$$
 (10)

For both the encoder and decoder, this quantized difference signal is the input to the reconstruction signal calculator and the adaptive predictor, as shown in Figures 7 and 8.

### **Adaptive Prediction**

The adaptive predictive filter is a two-pole, six-zero filter used to determine the signal estimate. The combination of both poles and zeroes allows the filter to model more effectively any general input signal. The sixth-order all-zero section helps to stabilize the filter and prevent it from drifting into oscillation. For both the poles and the zeroes, the coefficients, a<sub>i</sub>(k) and b<sub>i</sub>(k), respectively, are adapted. This adaptation is based upon a gradient algorithm to further adjust the filter model to the input signal. Figures 9 and 10 show the sixth-order and second-order filters, respectively.

The signal estimate,  $s_e(k)$ , represents the sum of the all-pole filter and the all-zero filter. Since the sum of the all-zero filter is used to aid the determination of the pole coefficients, it is also extracted as a separate sum,  $s_{ez}(k)$ . The reconstructed signal, the output in the receiver, is the sum determined by the quantized difference signal  $d_q(k)$ , and the signal estimate,  $s_e(k)$ .

$$s_e(k) = \sum_{i=1}^{2} a_i(k-1)s_r(k-i) + s_{ez}(k)$$
 (11)

$$s_{ez}(k) = \sum_{i=1}^{6} b_i(k-1)d_q(k-i)$$
 (12)

$$s_r(k-i) = s_e(k-i) + d_0(k-i)$$
 (13)

The adaptation of the pole coefficients,  $a_i(k)$ , is shown in the equations below. The gradient function is determined from a signal, p(k), that is equivalent to the reconstructed signal minus the contribution of the pole filter output. Stability of the filter is further provided by explicitly limiting the coefficients.




Figure 9. Sixth-Order All-Zero (FIR) Filter




Figure 10. Second-Order IIR Filter

$$a_1(k) = [1 - 2^{-8}] a_1(k-1) + 3 \cdot 2^{-8} sgn [p(k)] sgn[p(k-1)]$$
 (14)

where  $|a_1(k)| \le 1 - 2^{-4} - a_2(k)$ 

$$a_2(k) = [1 - 2^{-7}] a_2(k-1) + 2^{-7} [sgn [p(k)] sgn [p(k-2]] - f[a_1(k-1)] sgn [p(k)] sgn [p(k-1]]$$
(15)

where  $|a_2(k)| \leq 0.75$ 

$$p(k) = d_q(k) + s_{ez}(k)$$
 (16)

$$f(a_1) = \begin{cases} 4a_1, & \text{if } |a_1| \le 1/2 \\ 2\text{sgn}(a_1), & \text{if } |a_1| > 1/2 \end{cases}$$
 (17)

where sgn(0) = +1

For the coefficients,  $b_i(k)$ , of the sixth-order all-zero filter, the adaptation procedure is similar, but the limit is implicit in the equations to a maximum of  $\pm 2$ . The gradient function, in this case, is determined by the current difference signal,  $d_q(k)$ , and corresponding difference signal,  $d_q(k-i)$ , at the specific filter tap.

$$\begin{array}{l} b_i(k) \ = \ [1 \ -2^{-8}] \ b_i(k-1) \\ + \ 2^{-7} \mathrm{sgn} \ [d_{\alpha}(k)] \ \mathrm{sgn} \ [d_{\alpha}(k-i)] \end{array} \tag{18} \\ \end{array}$$

where i = 1, 2, ... 6 and  $-2 \le b_i(k) \le +2$ 

# Signal Conversion

Signal conversion consists of the conversion from an 8-bit log-PCM representation of a signal to a 13-bit linear PCM representation (note Figure 7), or the reverse (note Figure 8). Signal conversions of this type are described in the application report on COMPANDING ROUTINES FOR THE TMS32010. In the encoder, the log-PCM signal, s(k), is expanded to create the linear-PCM value,  $s_1(k)$ . The decoder, on the other hand, compresses the reconstructed signal,  $s_T(k)$ , to create the log-PCM signal,  $s_D(k)$ .

# Reconstructed Signal Synchronization

To avoid a cumulative distortion in synchronous tandem codings, an adjustment to the reconstructed signal is specified. The adjustment block, shown in Figure 8, estimates the quantization of the encoder by determining a difference signal and executing the adaptive quantization logic. The quantization result is an estimate of the received value of I(k).

The difference signal,  $d_X(k)$ , is determined by subtracting the signal estimate,  $s_e(k)$ , from the linear-PCM signal,  $s_{lX}(k)$ , which is itself determined by expanding the log-PCM signal,  $s_p(k)$ .

$$d_{\mathbf{x}}(\mathbf{k}) = \mathbf{s}_{\mathbf{l}\mathbf{x}}(\mathbf{k}) - \mathbf{s}_{\mathbf{e}}(\mathbf{k}) \tag{19}$$

The adaptive quantization process produces the estimate of the ADPCM code value,  $I_d(k)$ . If the estimate implies a difference signal that is lower than the received interval boundary, the log-PCM code is changed to the next most positive value. An estimate implying a difference signal

larger than the received interval boundary requires the log-PCM code to be changed to the next most negative value; otherwise, the log-PCM value is left unchanged. The adjusted log-PCM value is denoted as  $s_d(k)$  in the following equation to differentiate it from the input value,  $s_p(k)$ .

$$s_{d}(k) = \begin{cases} s_{p}^{+}(k), \ d_{x}(k) < \text{lower interval boundary} \\ s_{p}^{-}(k), \ d_{x}(k) \ge \text{upper interval boundary} \\ s_{p}(k), \ \text{otherwise} \end{cases}$$
 (20)

where

 $s_d(k)$  = output PCM of the decoder

 $s_p^+(k)$  = next more positive PCM level (if  $s_p(k)$  is the most positive level, then  $s_p^+(k) = s_p(k)$ )

 $s_{p}^{-}(k)=$  next more negative PCM level (if  $s_{p}(k)$  is the most negative level, then  $s_{p}^{-}(k)=s_{p}(k)$  )

# FULL-DUPLEX IMPLEMENTATION OF ADPCM ON A TMS32010

The specific implementation of ADPCM presented here involves the use of a single TMS320M10 to accomplish a

full-duplex transcoder. The TMS320M10 is a masked ROM, microcomputer version of the TMS32010, which requires no external program memories. A full-duplex transcoder provides transmission in both directions simultaneously. Such a transcoder is depicted in Figure 11. A complete system diagram of a full-duplex communications channel is shown in Figure 12. In comparison to current systems that modulate a 64-kbit/s A-law or  $\mu$ -law PCM signal on a carrier for transmission, the described system transcodes the 64-kbit/s code to a 32-kbit/s code. This 32-kbit/s code, which requires correspondingly less bandwidth, is modulated on the carrier for transmission.




Figure 11. Full-Duplex ADPCM Transcoder




Figure 12. Full-Duplex Telecommunications Channel

# Hardware Logic and I/O


The hardware required to implement the ADPCM system consists of an addition to an existing circuit. As shown in Figure 13, the TMS32010 addresses the external I/O blocks through its port addressing structure. The lower three address lines, A2-A0, form a port address that can be decoded by port decode logic to provide specific enable lines (c.g., WRTEN1 and RDEN1) to the various peripheral blocks. The TMS32010 reads and writes the 64-kbit/s data through the codec interface eight bits at a time. The sampling frequency is 8 kHz. For this full-duplex implementation, one sample is written and one sample is read every 125 us.

Figure 13 also shows the serial interface to the codec that provides the  $\mu$ -law companded PCM data, although this is not part of the transcoding system itself. The log-PCM signal may already be available (e.g., in existing digital telecom networks) and, as such, may be interfaced to the TMS32010 either directly as parallel data or serially through conversion logic. Parallel codecs are also becoming available to reduce the hardware logic and interface required for those systems which do not already include a codec. The TMS32010 is available at crystal and clock input rates of 20.5 MHz which may be divided down to provide the codec timing and further reduce the logic requirement.

At the other end of the transcoder function, the TMS32010 reads and writes the 32-kbit/s ADPCM data through the ADPCM interface four bits at a time for each 125-µs period. This interface provides four-bit parallel data which may be serialized, if required, for transmission or storage.

#### Software Logic and Flow

Tables 4 and 5 list the various blocks in the algorithm, directly relating them to Figures 7 and 8 by the signal names given in the description and function. The blocks are listed in the order in which they are executed. Also listed is processor demand or loading which consists of the amount of program memory used to implement the given function and the number of instruction cycles executed in worst case. There are more blocks in the table than are shown in the figures (e.g., the algorithm uses the adaptive predictor at one point to produce the signal estimate, and later returns to update or adapt the predictor coefficients). Each block has been implemented using the equations given in previous sections concerning the ADPCM algorithm. For convenience, the equations implemented in each block are listed in the description section for the block. A more detailed description of the TMS32010 implementation is given in the next section.



<sup>&</sup>lt;sup>†</sup> Half-duplex, CCITT bit-compatible, version only

Figure 13. System Interface of a TMS32010 ADPCM Transcoder

<sup>‡</sup> Full-duplex version only

Table 4. Full-Duplex Transmitter

Order	Function	Description	CPU Clocks	Program Memory (Words)
1.	INPUT PCM	Read an 8 bit $\mu$ -law PCM sample [s(k)] and linearize it to a 12-bit sample [s <sub> </sub> (k)].	7	0004
2.	COMPUTE SIGNAL ESTIMATE	Calculate the signal estimate $[s_0(k)]$ from the previous data samples $[d_q(k)]$ and reconstructed samples $[s_r(k)]$ through the predictor filter. (12),(11)	30	001E
3.	COMPUTE ADAPTIVE QUANTIZER	Calculate speed control $[a_1(k)]$ and quantizer scale factor $[y(k)]$ from past quantizer output $[l(k)]$ .  (6),(3)	33	0021
4.	COMPUTE DIFFERENCE SIGNAL	Calculate the difference signal $\{d(k)\}$ from the current sample $\{s_i(k)\}$ and signal estimate $\{s_e(k)\}$ .	3	0003
5.	COMPUTE QUANTIZED OUTPUT	Calculate the log of the difference signal [d(k)] and adaptively quantize the result to yield the ADPCM output [I(K)].  (2)	46	OOAD
6.	OUTPUT ADPCM	Write the ADPCM output [I(k)].	2	0001
7.	COMPUTE RECON- STRUCTED SIGNAL	Calculate the inverse of the adaptively quantized signal $[d_q(k)]$ and the reconstructed signal difference $[s_r(k)]$ . (10),(13)	43	0027
8.	COMPUTE SCALE FACTOR	Calculate the updates for the scale-factor adaptation. (4),(5)	46	002F
9.	COMPUTE SPEED CONTROL	Calculate the update for the speed-control adaptation. (8),(9),(7)	30	001В
10.	COMPUTE PREDICTOR ADAPTATION	Calculate the updates for the adaptive predictor filter coefficients.  (18),(16),(17),(14),(15)	102	006В

Table 5. Full-Duplex Receiver

Order	Function	Description	CPU Clocks	Program Memory (Words)
1.	INPUT ADPCM	Read the ADPCM input [I(k)].	2	0001
2.	COMPUTE SIGNAL ESTIMATE	Calculate the signal estimate $[s_0(k)]$ from the previous data samples $[d_0(k)]$ and reconstructed samples $[s_r(k)]$ through the predictor filter. (12),(11)	30	001E
3.	COMPUTE ADAPTIVE QUANTIZER	Calculate speed control $\{a_{\parallel}(k)\}$ and quantizer scale factor $\{y(k)\}$ from the past quantizer output $\{l(k)\}$ . $(6),(3)$	33	0021
4.	COMPUTE QUANTIZED DIFFERENCE	Calculate the inverse of the adaptively quantized signal $[d_q(k)]$ . (10)	47	002F
5.	COMPUTE SCALE FACTOR	Calculate the updates for the scale-factor adaptation. (4),(5)	48	002F
6.	COMPUTE SPEED CONTROL	Calculate the update for the speed-control adaptation. (8),(9),(7)	29	001B
7.	COMPUTE RECON- STRUCTED SIGNAL	Calculate the reconstructed signal $[s_r(k)]$ . (13)	3	0003
8.	COMPUTE PREDICTOR ADAPTATION	Calculate the updates for the adaptive predictor filter coefficients. (18),(16),(17),(14),(15)	90	006B
9.	COMPUTE LOG-PCM	Convert the reconstructed linear-PCM signal $\{s_r(k)\}$ to a $\mu$ -law PCM signal $\{s_p(k)\}$ .	39	0074
10.	OUTPUT PCM	Write the μ-law output (s <sub>p</sub> )k)].	2	0001
11.	WAIT	Spin until the next interrupt.	_	0006

# Implementation and Advantages of TMS32010 Architecture

This implementation is only concerned with  $\mu$ -law PCM, although A-law PCM may also be used. Additional information on log-PCM companding is found in an application report, COMPANDING ROUTINES FOR THE TMS32010. The implementation is simplified here so that the expansion is a simple table lookup which saves 21 instruction cycles over the algorithmic approach.

The processing of the signal through the predictor filter is similar to the processing discussed in the application report, IMPLEMENTATION OF FIR/IR FILTERS WITH THE TMS32010. The filter used in this ADPCM algorithm is a combination of a second-order IIR filter and a sixth-order

all-zero or FIR filter. The filters are shown in Figures 9 and 10, respectively, with the system interaction shown in Figure 14.

Several manipulations of data format occur in adapting the predictor coefficients. In updating the coefficients of the all-zero filter (the Bi's), the coefficients that are normally Q14 numbers are loaded with a shift allowing the calculations to be done in a Q29 representation. This greatly simplifies the subtraction of the leakage term and the prediction gain. The leakage term, which occurs here in the predictor coefficient adaptation and also in the speed-control and scale-factor adaptation, controls the rate of change of the parameter away from zero and towards the absolute maximum limits of the particular parameter. The prediction gain also uses




Figure 14. Predictor Filter

an approach whereby the signs are actually stored as a signed Q11 value. In this way, the product is a Q22 value of the correct sign and can be added to the B value, equivalent to a Q29 value times  $2^{-7}$ . As with the filter process itself, the signs of the Dq values are propagated through each filter tap delay with the LTD instruction. An example for one of the  $B_i$  values is shown in Figure 15.

A similar process takes place in adapting the prediction coefficients  $(A_i$ 's) in the second-order filter, although the fixed-point representation of the coefficients is Q26. The remaining requirement is to limit-check the  $A_i$  values.

The adaptive quantization section requires that the log (base 2) of the difference signal be taken, the result normalized, and the normalized value quantized. Taking the log (base 2) of a number is accomplished by using the approximation

$$\log_2(1+x) = x \tag{21}$$

```
********
   COMPUTE COEFFICIENTS OF THE 6TH-ORDER PREDICTOR
   Bi(k) = [1 - 2**-8] * Bi(k-1)
           + 2**-7 * SGN[DQ(k)] * SGN[DQ(k-i)]
         FOR i = 1 ... 6
         AND BI IS IMPLICITLY LIMITED TO +/- 2
         NOTATION:
                    Bn
                       -- 16b TC (Q14)
                    SDQn -- +2048 IF DQn POSITIVE (Q11)
                            -2048 IF DQn NEGATIVE (Q11)
*;
GETB6
      LT
           SDQ6
                     * (Q11)
      LAC
           B6,15
                     * (029)
      SUB
           B6,7
                     * B6 * 2**-8 (029)
      MPY
                     * SGN(SDQ)*SGN(SDQ6)*2**-7 (Q29)
           SDQ
                     * (Q11)
      LTD
           SDQ5
      SACH B6,1
                     * (Q14)
```

Figure 15. Predictor Coefficient Adaptation Code

The characteristic of the result is the bit position of the most significant one digit in the absolute value. The result can be represented as a Q7 value. Finding the most significant digit is most efficiently done by a binary search technique. This technique is discussed in the application report, FLOATING-POINT ARITHMETIC WITH THE TMS32010. Since the exponent is part of the number instead of being stored in a separate register, one of the auxiliary registers is loaded with the exponent value. The auxiliary register stores it in memory and adds it to the mantissa in the accumulator. A short example of this is shown in the excerpted code in Figure 16 where the signal has an assumed exponent value of 9.

Normalization of this log value is simply a subtraction of a scale factor which may be as large in fixed magnitude as the largest logarithmic value represented in Q7 notation. The result of the subtraction may be a negative value. Since the normalized result is to be quantized in a nonuniform manner and one of the quantization levels could contain both positive and negative values, the normalized result is scaled by adding a fixed value of 2048. Nonuniform quantization can be performed by a binary-type search technique. The normalization and quantization are included in the program shown in Figure 16.




Figure 16. Adaptive Quantization Code

```
SACH TEMPI
                       * SAVE MANTISSA.
                       * RELOAD FOR MANTISSA RECOMBINATION.
       LAC
            TEMP1
       в
            GETMAN
                       * MASK TO RETAIN ONLY SEVEN BITS.
GETMAN AND
           M127
                       * MOVE EXPONENT TO MEMORY FROM ARO.
       SAR
           0,TEMP1
                       * ADD EXPONENT TO MANTISSA FOR LOG VALUE.
       ADD
           TEMP1,7
*;
*:
   SCALE BY SUBTRACTION
*;
                       * ADD AN OFFSET OF 2048.
SUBTB
       ADD
           ONE, 11
            TEMP3
                      * TEMP3 = Y(K) \gg 2
       SUB
*: 4-BIT QUANTIZER
*; QUANTIZATION TABLE FOR 32KB OUTPUT (OFFSET: 2048)
ITAB1
      EOU
           2041
ITAB2
      EOU
           2171
ITAB3 EQU
           2250
ITAB4
      EQU
           2309
           2358
ITAB5
      EQU
ITAB6 EQU
           2404
ITAB7
       EQU
           2453
*;
QUAN
       SUB K2309
                       * ITAB4
       BGEZ CI4TO7
CIOTO3 ADD K138
                       * ITAB2
                                  I = 0-3
       BGEZ CI2TO3
CIOTO1 ADD K130
                       * ITAB1
                                       I = 0-1
       BGEZ IEO1
       LACK 0
IEQ0
       В
            GETIM
       LACK 1
IEQ1
            GETIM
       R
CI2TO3 SUB K79
                       * ITAB3
                                      I = 2-3
       BGEZ IEQ3
IEQ2
       LACK 2
       В
            GETIM
IEO3
       LACK 3
       В
            GETIM
CI4TO7 SUB K95
                       * ITAB6
                                       I = 4-7
       BGEZ C16TO7
CI5TO6 ADD K46
                       * ITAB5
                                       I = 5-6
       BGEZ IEQ5
IEQ4
       LACK 4
            GETIM
IEQ5
       LACK 5
            GETIM
       В
CI6TO7 SUB K49
                       * ITAB6
                                   I = 6-7
```

Figure 16. Adaptive Quantization Code (Continued)

BGEZ IEQ7

```
IE06
       LACK 6
            GETIM
IEQ7
       LACK 7
GETIM
       SACL IM
                        * ACCUM = !!!
       XOR
            DS
                        * ADD SIGN BIT AND FLIP IF NECESSARY.
                        * MASK FINAL FOUR-BIT VALUE.
       AND
            M15
                        * SAVE ADPCM OUTPUT VALUE.
       SACL I
```

Figure 16. Adaptive Quantization Code (Concluded)

Determining the inverse of the 4-bit quantized ADPCM value involves another technique. The code to complete this task is much shorter in program memory requirement and somewhat faster in execution time. The same type of approximation is involved in determining the antilog as used in taking the log,

$$\log_2^{-1}(x) = 1 + x \tag{22}$$

After separating the exponent from the mantissa in the log representation, the quantized difference signal may be recovered by using the exponent to select a scaling factor. The scaling factor or multiplier is used to shift the mantissa to the proper representation, either right or left. Some of the multipliers may be stored as negative values rather than positive values, using the sign of the result to determine whether the answer is obtained from the high half of the accumulator (effectively a right shift) or from the low half of the accumulator (a left shift). The program for this process is shown in Figure 17.




Figure 17. Inverse Adaptive Quantization Code

```
I AOUAN LAC
            ΙM
       ADD
                        * RECONSTRUCTION TABLE
            INQTAB
       TBLR TEMP1
                        * READ NORMALIZED VALUE.
   ADD NORMALIZING SCALE FACTOR BACK IN
*;
ADDA
       LAC
            TEMP1
                        * Y >> 2
       ADD
            TEMP3
       AND
            M2047
       SACL TEMP2
   CONVERT THE LOG VALUE TO THE LINEAR DOMAIN
*;
*;
                        * EXTRACT EXPONENT.
ALOG
       LAC
            TEMP2,9
       SACH TEMP1
                        * SAVE EXPONENT VALUE.
       LACK 127
       AND
            TEMP2
                        * MASK FOR LOG MANTISSA ONLY.
       ADD
            ONE,7
                        * 1+×
                        * EXTRACT MANTISSA.
       SACL TEMP2
                        * PREPARE TO SHIFT.
       LT
            TEMP2
       LAC
            TEMP1
       ADD
            SHIFT
                        * LOOK UP MULTIPLIER.
       TBLR TEMP3
                        * MULTIPLY MANTISSA BY SHIFT FACTOR.
       MPY
            TEMP3
       PAC
       BLZ
            LEFTSF
                        * NEGATIVE VALUES CORRESPOND TO LEFT SHIFT.
       SACH DO.1
                        * RIGHT SHIFT: SAVE MAGNITUDE OF DO.
       В
            ADDSGN
LEFTSF ABS
                        * LEFT SHIFT; RESTORE MAGNITUDE.
                        * SAVE MAGNITUDE OF DQ.
       SACL DQ
ADDSGN LAC
                        * ASSUME POSITIVE AND SAVE THE SIGN.
            ONE, 11
       SACL SDQ
                            (SIGN IS Q11; REMEMBER FILTER.)
                        * CHECK SIGN OF SAMPLE.
       LAC
       SUB
            ONE.3
                        * FINISHED FOR POSITIVE VALUES (I<8).
       BLZ
            OSFA
       ZAC
                        * COMPUTE TWO'S COMPLEMENT OF THE MAGNITUDE.
       SUB
            DQ
                        * SAVE NEGATIVE DQ VALUE.
       SACL DQ
                        * SIGN IS Q11; REMEMBER FILTER.
       LAC
            MINUS, 11
       SACL SDQ
                        * SAVE SIGN.
*; INVERSE QUANTIZING TABLE
*;
IOTAB
       BSS
            0
       DATA 65401
       DATA 68
       DATA 165
       DATA 232
       DATA 285
       DATA 332
       DATA 377
       DATA 428
```

Figure 17. Inverse Adaptive Quantization Code (Continued)

```
*: SHIFT MULTIPLIER TABLE
*;
SHFT
       BSS
       DATA 256
       DATA 512
       DATA 1024
       DATA 2048
       DATA 4096
       DATA 8192
       DATA 16384
       DATA -1
       DATA -2
       DATA -4
       DATA -8
       DATA -16
       DATA -32
       DATA -64
       DATA -128
```

Figure 17. Inverse Adaptive Quantization Code (Concluded)

The adaptation of the speed-control and the scale-factor parameters, used to adapt the stepsize in the adaptive quantizer and inverse adaptive quantizer, requires multiple uses of the technique of adjusting the fixed-point representation. The Q point is adjusted for convenience of the table constants which are part of the adaptation process and for saving the output value from the accumulator. Some limit-checking must also take place in calculating the unlocked-scale factor and the speed-control parameter.

In the calculation of the locked-scale factor and its inclusion in the mixing process for determining the overall scale factor used for stepsize quantization, the parameter is maintained with a greater resolution (19 bits of value plus its sign) than can be stored in a single memory. Calculations involving this parameter must then become two stage, both in terms of accumulations and in determining products. The code involving this parameter is listed in Figures 18 and 19.

```
*;
   QUANTIZER SCALE FACTOR ADAPTATION
      INPUT: I: 32KB CODED SAMPLES
*;
*;
     OUTPUT: YU,YL : NEXT SAMPLE SCALE FACTOR
*;
*;
     NOTATION: Y
                   -- 13b SM (Q9) POSITIVE VALUE ONLY
*;
               YU -- 13b SM (09) POSITIVE VALUE ONLY
*;
                   -- 19b SM (Q15) POSITIVE VALUE ONLY
               YL
*;
*;
   UPDATE SLOW ADAPTATION SCALE FACTOR -- CONSTANT = 1/64
*;
   YL(k) = (1-2**-6)*YL(k-1) + 2**-6 * YU(k)
*;
FILTE
                    * SHIFT YL LEFT BY 6.
     LAC YLH.6
                   * TEMP1 = YLH * 2**6
      SACL TEMP1
      LAC
          YLL,6
      SACL TEMP2
      SACH TEMP3
                    * TEMP3 ! TEMP2 = YLL * 2**6
                   * SUPPRESS SIGN EXTENSION.
      LAC
          TEMP3
      AND
          M63
      SACL TEMP3
      ZALH TEMP1
      ADDH TEMP3
      ADDS TEMP2
                   * ACCUM = YL * 2**6
      SUBH YLH
                   * ACCUM = YL * 2**6 - YL
      SUBS YLL
                    * ACCUM = YL * 2**6 - YL + YU
      ADD YU,6
      SACL TEMP1
                    * RESULT = YL (SHIFTED LEFT BY 6)
      SACH TEMP2
      LAC TEMP1,10 * SHIFT RESULT RIGHT 6 --> q15
      SACH TEMPI
      LAC
         TEMP1
                    * MASK SIGN EXTENSION.
      AND M1023
          TEMP2.10
      ADD
      SACL YLL
                    * SAVE YLL.
      SACH YLH
                    * MASK UPPER 13 BITS.
      LACK 7
      AND YLH
      SACL YLH
                   * SAVE YLH.
```

Figure 18. Quantizer Scale-Factor Adaptation: Locked-Factor Calculation

```
FORM LINEAR COMBINATION OF FAST AND SLOW SCALE FACTORS
    Y(k) = (1-AL(k))*YL(k-1) + AL(k)*YU(k-1)
                        * SHIFT YL RIGHT BY 6.
MIX
       LAC
            YLL,10
       SACH TEMP3
                          (IE SCALE YL TO MATCH YU SINCE YL
       LAC
            TEMP3
                           CONTAINS 6 MORE LSB'S)
       AND
            M1023
       ADD
            YLH, 10
       SACL TEMP3
                        * LOW HALF
       LAC
            ΥU
       SUB
            TEMP3
                        * YU-(YLL>>6)
       SACL TEMP3
       ZALH YLH
       ADDS YLL
       LT
            AΙ
                          AL IS IN 1.Q6
       MPY
            TEMP3
       APAC
                          YL + AL*(YU-(YLL>>6))
       SACL / TEMP3
       SACH TEMP2
                          TEMP2 ! TEMP3 = Y * 2**6
            TEMP3,10
       LAC
                          SHIFT RIGHT BY 6.
       SACH TEMP3
       LAC
            TEMP3
       AND
            M1023
                          MASK SIGN EXTENSION.
       ADD
            TEMP2,10
       AND
            M8191
       SACL Y
                          SAVE Y.
       LAC
            Y,14
       SACH TEMP3
                        * SAVE Y >> 2 .
```

Figure 19. Quantizer Scale-Factor Adaptation: Mixing

# CCITT IMPLEMENTATION OF ADPCM ON A TMS32010

The implementation of ADPCM that produces a bit-for-bit compatible solution with the CCITT test vectors uses a single TMS320M10 to accomplish a half-duplex transcoder. This solution can provide capability as either a transmitter or a receiver using either A-law or  $\mu$ -law companding.

#### Hardware Logic and I/O

The hardware system for this transcoder implementation differs from Figure 13 in that data pins D15 and D14 are used to determine the mode of operation. Table 6 shows the operating mode for the various combined states of the data pin inputs.

Additionally, as has been noted in Figure 13, the interrupt or sample timing is an input to the  $\overline{INT}$  pin in

Table 6. Operating Mode Selection

D15*	D14*	Operating Mode
L	L	μ-law transmitter
L	н	μ-law receiver
н	L	A-law transmitter
н	н	A-law receiver

\*H = High logic level L = Low logic level

the full-duplex implementation; here it is an input to the  $\overline{BIO}$  pin. Each 125- $\mu$ s period, the TMS32010 reads a 64-kbit/s sample from the codec and writes a 32-kbit/s sample to the ADPCM interface, or it reads the 4-bit ADPCM sample and writes an 8-bit PCM sample to the codec.

For real-time execution, the TMS32010 requires the use of a 25-MHz clock input.

# Software Logic and Flow

Tables 7 and 8 list the various blocks in the algorithm, directly relating them to Figures 7 and 8 by the signal names given in the description and function. No differentiation is made between the transmitter or receiver using A-law or  $\mu$ -law. The blocks are listed in the order in which they are executed. Also listed is processor demand or loading which consists of the amount of program memory used to implement the given function and the number of instruction cycles executed in worst case. There are more blocks in the tables than are shown in the figures (e.g., the algorithm uses the

adaptive predictor at one point to produce the signal estimate, and later returns to update or adapt the predictor coefficients). Each block has been implemented using the equations given in previous sections concerning the ADPCM algorithm. For convenience, the equations implemented in each block are listed in the description section for the block. Additional details of the TMS32010 implementation are given in the next section, especially as they differ from the full-duplex implementation. The appendix contains a complete listing of the code.

Table 7. CCITT Transmitter

Order	rder Function Description			Program Memory (Words)	
1.	INPUT PCM	Read an 8 bit log-PCM sample [s(k)] and linearize it to a 12-bit sample [ $s_i(k)$ ].	25 μ-law 24 A-law	0024 μ-law 0031 Α-law	
2.	COMPUTE SIGNAL ESTIMATE	Calculate the signal estimate $[s_e(k)]$ from the previous data samples $[d_q(k)]$ and reconstructed samples $[s_r(k)]$ through the predictor filter. (12), (11)	396	0167	
3.	COMPUTE ADAPTIVE QUANTIZER	Calculate speed control [a <sub>1</sub> (k)] and quantizer scale factor [y(k)] from past quantizer output [l(k)]. (6), (3)	30	001E	
4.	COMPUTE DIFFERENCE SIGNAL	Calculate the difference signal $\{d(k)\}$ from the current sample $\{s_l(k)\}$ and signal estimate $\{s_e(k)\}$ .	3	0003	
5.	COMPUTE QUANTIZED OUTPUT	Calculate the log of the difference signal [d(k)] and adaptively quantize the result to yield the ADPCM output [l(k)].  (2)	42	OOAD	
6.	OUTPUT ADPCM	Write the ADPCM output [I(k)].	6	0005	
7.	COMPUTE RECON- STRUCTED SIGNAL	Calculate the inverse of the adaptively quantized signal $[d_q(k)]$ and the reconstructed signal difference $[s_r(k)]$ . (10), (13)	66	ООВО	
8.	COMPUTE SCALE FACTOR	Calculate the updates for the scale-factor adaptation. 33 (4), (5)		0022	
9.	COMPUTE SPEED CONTROL	Calculate the update for the speed-control adaptation. (8), (9), (7)	30	001C	
10.	COMPUTE PREDICTOR ADAPTATION	Calculate the updates for the adaptive predictor filter coefficients. (18), (16), (17), (14), (15)	111	0074	
11.	WAIT	Spin until the next sample is available.	2+	0004	

Table 8. CCITT Receiver

Order Function		Description	CPU Clocks	Program Memory (Words)	
1.	INPUT ADPCM	Read the ADPCM input [I(k)].	10	0009	
2.	COMPUTE SIGNAL ESTIMATE	Calculate the signal estimate $\{s_e(k)\}$ from the previous data samples $\{d_q(k)\}$ and reconstructed samples $\{s_r(k)\}$ through the predictor filter. (12), (11)	396	0167	
3.	COMPUTE ADAPTIVE QUANTIZER	Calculate speed control [a <sub>1</sub> (k)] and quantizer scale factor [y(k)] from past quantizer output [l(k)]. (6), (3)	30	001E	
4.	COMPUTE QUANTIZED DIFFERENCE AND RECON- STRUCTED SIGNAL	Calculate the inverse of the adaptively quantized signal $[d_q(k)]$ and the reconstructed signal $[s_r(k)]$ . (10), (13)	66	0080	
5.	COMPUTE SCALE FACTOR	Calculate the updates for the scale-factor adaptation. (4), (5)	33	0022	
6.	COMPUTE SPEED CONTROL	Calculate the update for the speed-control adaptation. (8), (9), (7)	30	001C	
7.	COMPUTE PREDICTOR ADAPTATION	Calculate the updates for the adaptive predictor filter coefficients. (18), (16), (17), (14), (15)	111	0074	
8.	COMPUTE LOG-PCM	Convert the reconstructed linear-PCM signal $\{s_r(k)\}$ to a log-PCM signal $\{s_p(k)\}$ .	35 μ-law 33 A-law	0074 μ-law 0072 A-law	
9.	SYNCHRON- OUS CODING ADJUSTMENT	Calculate an ADPCM signal from the output $[s_p(k)]$ and adjust to create $[s_d(k)]$ if it differs from $[I(k)]$ .	63	OODA	
10.	OUTPUT PCM	Write the log-PCM output [s <sub>d</sub> (k)].	4	0003	
11.	WAIT	Spin until the next interrupt.	2+	0004	

# Implementation and Advantages of TMS32010 Architecture

Many of the same features are used in the bit-compatible implementation as were discussed in the full-duplex implementation. Some changes are imperative, since performance to the recommended specification requires executing certain calculations in a floating-point representation. These changes or additions require further modifications in order to limit the required amount of program memory to the internal memory space of the TMS32010.

One of the first observed requirements is that the processor must be capable of doing either A-law or  $\mu$ -law companding and function as either a transmitter or a receiver.

The burden of determining the mode of operation is simplified by selecting one of the four modes from information available at the time of reset, and then executing from one of the four control loops until the next reset. Each loop, therefore, tests the  $\overline{BIO}$  pin to determine when the next input sample is ready, rather than depending on the hardware interrupt.

The requirement of selecting either A-law of  $\mu$ -law companding also means that a table lookup approach is beyond the program memory capacity. The conversion must be done algorithmically to reduce the amount of memory. Figures 20 and 21 illustrate  $\mu$ -law companding as it is implemented in this algorithm.

XMTMU EXPNDU	IN LAC XOR SACL AND SACH AND ADD SACL LAC SACH LACK ADD CALA SUB SACH LAC XOR SUB SACL	SCRACH, ADC SCRACH, 8 KFF00 TEMP1 M32767 TEMP2, 4 M4095 BIAS, 7 SCRACH TEMP1 TEMP1 SBASE TEMP2, 1 BIAS, 12 SAMPLE, 4 SAMPLE TEMP1 TEMP1 SAMPLE		SEEE MMMM 0000 0000 INVERT FROM TRANSMISSION FORMAT SAVE VALUE FOR PCM SIGN 0EEE MMMM 0000 0000 SAVE EXPONENT VALUE 0000 MMMM 0000 0000 0001 MMMM 1000 0000  SIGN = FFFF OR 0000  CALCULATE PCM SHIFT ADDRESS 0000000X XXXXXXXXX XXXX0000 00000000 000XXXXX XXXXXXXX
*;	•			
SBASE	LAC RET	SCRACH,5	;	00000000 0000001M MMM10000 00000000
	L'AC RET	SCRACH,6	;	.00000000 000001MM MM100000 00000000
	LAC RET	SCRACH,7	;	00000000 00001MMM M1000000 00000000
	LAC RET	SCRACH,8	;	00000000 0001MMMM 10000000 00000000
	LAC RET	SCRACH,9	;	00000000 001MMMM1 00000000 000000000
	LAC RET	SCRACH,10	;	00000000 01MMMM10 00000000 00000000
	LAC RET	SCRACH,11	;	00000000 1MMMM100 00000000 00000000
	LAC RET	SCRACH,12	;	00000001 MMMM1000 00000000 00000000

Figure 20. u-Law Expansion Code

```
LAC
                 SR
                               ; GET RECONSTRUCTED SIGNAL
*: COMPRESS--CONVERT TO PCM
*;
                               ; SAVE SIGN OF SR
CMPRSU
         SACH
                 TEMP4
         ABS
         ADD
                 BIAS
                              : ADD BIAS
         SACL
                 SCRACH
                              : SAVE BIASED PCM VALUE
         SUB
                 ONE.9
                               EXP = 7 - 4 OR 3 - 0
         BGEZ
                 SCL 427
SCL023
                 THREE.7
                               : EXP = 3 - 2 OR 1 - 0
         ADD
         BGEZ
                 SCL223
SCL 021
         ADD
                 ONE,6
                               ; EXP = 1 OR 0
         BGEZ
                 SCALE 1
SCALEO
                               ; EXP = 0
        LAC
                 M15,1
         AND
                 SCRACH
                               ; MASK FOR MANTISSA
         SACL
                 SCRACH
         ADD
                 BIAS
                 SAMPLE
         SACL
                               ; BIASED QUANTIZED VALUE
         LAC
                 SCRACH.15
         LARK
                 0,0
                 FINI
         В
SCALE 1
        LAC
                 M15,2
                              ; EXP = 1
         AND.
                 SCRACH
                              ; MASK FOR MANTISSA
         SACL
                 SCRACH
         ADD
                 BIAS.1
         SACL
                 SAMPLE
                               ; BIASED QUANTIZED VALUE
         LAC
                 SCRACH, 14
        LARK
                 0.1
                 FINI
        В
FINI
         SACH
                 SCRACH
                               ; SAVE NORMALIZED MANTISSA
         LAC
                 SCRACH
         SAR
                 0,TEMP1
         ADD
                 TEMP1,4
                               ; ADD EXPONENT
CLNUP
         ADD
                 TEMP4,7
         AND
                 M255
         SACL
                 SCRACH
                               ; 2's COMPLEMENT OF MULAW-PCM
         LAC
                 SAMPLE
                               ; REMOVE BIAS FROM QUANTIZED VALUE
         SUB
                 BIAS
        XOR
                 TEMP4
         SUB
                 TEMP4
         SACL
                 SAMPLE
                               ; 2's COMPLEMENT OF QUANTIZED SAMPLE
*;
         CALL
                 AQUAN
         CALL
                 SYNC
*;
                 M255
         XOR
                               ; FLIP BITS FOR TRANSMISSION
         SACL
                 SCRACH
        OUT
                 SCRACH, DAC
```

Figure 21. μ-Law Compression Code

The predictor filter implementation is also modified from what has been previously presented. In the CCITT recommendation, the processing of the signal through the predictor filter is performed in a floating-point format. This requirement leads to several modifications. First, all input signals to the filter,  $d_{\bf q}(k)$  and  $s_{\bf r}(k)$ , must be converted to a floating-point notation. The conversion to this notation is accomplished by a binary search of the original fixed-point word. As previously mentioned, this technique is explained in some detail in the application report, FLOATING-POINT ARITHMETIC WITH THE TMS32010. Second, the filter coefficients,  $a_i(k)$  and  $b_i(k)$ , must also be floated for each sample so that a floating-point multiply can be executed for each filter tap.

Accumulation of the filter taps is carried out in fixedpoint notation. Fixing a floating-point number is equivalent
to the scaling presented for taking the anti-log of a number.
Some of the floating-point results must be left-shifted, while
others need to be right-shifted. The shift is accomplished by
use of a scaling factor or multiplier, selected by the exponent
sum of the floating-point multiply. Positive multipliers are
used to indicate what is effectively a right shift with the result
being stored from the high half of the accumulator. Negative
multipliers indicate that the result is in the low half of the
accumulator and is used for values which have been left
shifted.

The process of a single filter tap, not including the code to float the signal and the coefficient, is shown in Figure 22.

```
;
*;
    COMPUTE SEZ -- PARTIAL SIGNAL ESTIMATE
*;
    SEZ(k) = B1(k-1)*DO(k-1) + ... + B6(k-1)*DO(k-6)
*;
*;
        MULTIPLIES ARE DONE IN FLOATING POINT
*;
          DQ's ARE STORED IN FLOATING-POINT NOTATION
           B's ARE FLOATED EACH PASS
 ;
*;
        NOTATION: DQnEXP
                             -- 4 bits + OFFSET
                   DQnMAN*8 -- 9 bits
*;
                   Bn
                             -- 16 b TC; q14
*;
                             -- 16 b TC; q0
                   SEZ
*;
SIGDIF
        LAC
                 B6,14
                          ; COMPUTE B6*DQ5.
        CALL
                 FLOAT
                          ; RET/W MANTISSA IN TEMP1; EXP IN ACC.
        ADD
                 DO5EXP
        SACL
                 SUM1
        LAR
                          ; EXP OF PRODUCT.
                 0.SUM1
                          ; DOnMAN SCALED BY 2**3.
        LT
                 DQ5MAN
                          ; PRODUCT FUDGE FACTOR (48*8).
        LAC
                 THREE,7
        MPY
                 TEMP1
        1 TA
                 *,0
                          ; B6MAN*(DQ5MAN*8)+(48*8)
        AND
                 KFF80
                          ; SAVE ONLY 8 MSB'S.
                 TEMP1
        SACL
        MPY
                 TEMP1
                          : APPLY SHIFT FACTOR.
        PAC
        BLZ
                 RS1
                          ; EXP >= 26
                                   26
        SACH
                 SUM1,1
                            EXP <
CHK 1
        ZALS
                 B6
                          ; CHECK SIGN OF PRODUCT.
        XOR
                 SDQ6
        AND
                 K32768
        ΒZ
                 POS 1
NEG1
        ZAC
                          : NEGATE IF NECESSARY.
        SUB
                 SUM1
```

Figure 22. Predictor Filter Execution

```
SACL
                 SUM1
POS 1
        LAC
                 B5,14
                          ; COMPUTE B5*DQ4.
RS1
        ARS
                           ; MAKE POSITIVE BEFORE MASK.
        AND
                 M32767
                          ; KEEP LOWER 15 BITS.
        SACL
                          : SAVE RESULT.
                 SUM1
        R
                 CHK1
```

Figure 22. Predictor Filter Execution (Concluded)

## SUMMARY

The TMS32010 provides an efficient solution to transcoding a 64-kbit/s PCM signal to a 32-kbit/s bit stream. Transcoding, as described in this application report, is an effective way to maintain the signal quality provided by 7-bit PCM while reducing the data rate.

The basic ADPCM algorithm has been implemented in two slightly different ways. One solution provides CCITT bit-for-bit compatibility. Using this algorithm, a half-duplex transcoder is created that can transcode either A-law or  $\mu$ -law signals as either a transmitter or a receiver. No external program memory is required for this implementation, although it does require the use of a 25-MHz TMS32010 microprocessor. The second described solution is particularly attractive since it uses a single, 20.5-MHz TMS32010 microprocessor that requires no external program memory to perform a real-time full-duplex (non-CCITT) channel transcoding.

In selecting one of these two solutions, the primary consideration is the network interfacing requirement. For systems that only have analog interfaces to other parts of the network, the full-duplex solution will provide the best choice. On the other hand, a network that may include a digital interface to other ADPCM transcoders will probably require the CCITT bit-compatible solution. Both solutions provide high-quality signal transcoding.

A complete assembled code listing is provided in the appendix of this report and is also available in 1600-BPI

VAX/VMS tape format. The software may be purchased by ordering the TMS32010 Software Exchange Library, TMDC3240212-18, from Texas Instruments. For further information, please contact your nearest TI sales representative.

## REFERENCES

"Recommendation G.721, 32 kbit/s Adaptive Differential Pulse Code Modulation," CCITT (1984).

N.S. Jayant (ed.), Waveform Quantization and Coding, IEEE Press (1976).

N.S. Jayant and Peter Noll, Digital Coding of Waveforms, Prentice-Hall (1984).

L.R. Rabiner and R.W. Schafer, Digital Processing of Speech Signals, Prentice-Hall (1978).

J.C. Bellamy, *Digital Telephony*, John Wiley & Sons (1982). Bernhard E. Keiser, *Digital Telephony: Speech Digitization*, George Washington University (1981).

Companding Routines for the TMS32010, Texas Instruments Incorporated (1984).

Floating-Point Arithmetic with the TMS32010, Texas Instruments Incorporated (1984).

Implementation of FIR/IIR Filters with the TMS32010, Texas Instruments Incorporated (1984).

TMS32010 User's Guide, Texas Instruments Incorporated (1983).

## Appendix ADPCM Assembly Language Programs

17.
32-kbit/s
ADPCM
with
the
TMS32010

0001	COPY INPUT.ASM	A0053	*:
A0001	IDT 'CCITT'	A0054	*; MU-LAW TRANSMITTER
A0002	OPTION XREF	A0055	•:
A0003	*;	A0056 0004 411B	XMTMU IN SCRACH.ADC : input mu-law PCM
A0004		A0057	*:
A0005	******************	A0058	
A0006	*; This is the source module for a half-duplex CCITT	A0059	": MU-LAW TO LINEAR PCM EXPANSION
A0007	*; compatible 32-kbps ADPCM speech system. The transmitter	A0060	*:
A0008	*; assumes that log-PCM data will be available at each		
A0009	"; interrupt (every 125 microseconds) in the lower 8 bits of	A0061	*; INPUT: MU-LAW PCM SAMPLE S (SCRACH)
A0010	, interrupt (every 125 microseconds) in the lower 8 bits of	A0062	*;
A0010	"; the data bus via I/O port I and it supplies ADPCM data on	A0063	*; OUTPUT: LINEAR PCM SAMPLE SL (SAMPLE)
	*; the lower 4 bits of the bus via port 2. The receiver does	A0064	•;
A0012	*; the inverse. An interrupt in this case is determined by	A0065	*; NOTATION: S 8b SM (Q4)
A0013	*; polling the BIO line, with a low signal level signifying	A0066	*; SL 14b TC (Q0)
A0014	*; the presence of a new data sample.	A0067	*:
A0015	•;	A0068	
A0016	*; The 'R' reset function in the CCITT spec is implemented	A0069	••
A0017	*; with a hardware reset. At the time of reset, it is	A0070	*: S ++ SI
A0018	*; assumed that the operating mode has been established and	A0071	*:> EXPAND !>
A0019	*; input via the upper two bits of the data bus. The bit		*:
A0020	, mode via the upper two bits of the data bus. The bit	A0072	++
A0021	"; condition is read from port 0 so as not to disrupt any	A0073	T :
	*; pending data sample on either of the other two ports.	A0074	-;
A0022	*: Since it is anticipated that the mode pins will be	A0075	*:
A0023	*; selected and maintained in a manner similar to a hardwire	A0076 0005 281B	EXPNDU LAC SCRACH,8 ; seee mmmm 0000 0000
A0024	*: selection, the actual port from which the mode is read	A0077 0006 7875	XOR KFF00 ; SEEE MMMM 0000 0000
A0025	*; is arbitrary.	A0078 0007 5021	SACL TEMP! : save value for PCM sign
A0026	•;	A0079 0008 7974	AND M32767 : DEEE MMMM 0000 0000
A0027		A0080 0009 5C22	SACH TEMP2,4 ; save exponent value
A0028	*:	A0081 000A 7972	AND M4095 : 0000 MMMM 0000 0000
A0029	*; System I/O channel assignments	A0082 000B 074D	ADD BIAS.7 : 0001 MMMM 1000 0000
A0030	*:	A0083 000C 501B	SACL SCRACH
A0031 0001			
A0031 0001		A0084 000D 2021	LAC TEMP1
		A0085 000E 5821	SACH TEMP1 ; sign = FFFF or 0000
A0033 0002	CCITT EQU 2 ; adpcm output/input	A0086 000F 7E24	LACK SBASE
A0034 0000	CTL EQU 0 ; control input to select mode	A0087 0010 0122	ADD TEMP2,1 ; calculate PCM shift address
A0035	*; ; 0000 ≈ mulaw transmitter	A0088 0011 7F8C	CALA
A0036	"; ; 4000 = mulaw receiver	A0089 0012 1C4D	SUB BIAS,12; 0000000X XXXXXXXX XXXX0000 00000000
A0037	*; 8000 = alaw transmitter	A0090 0013 5C26	SACH SAMPLE,4
A0038	"; ; C000 = alaw receiver	A0091 0014 2026	LAC SAMPLE : 000X XXXX XXXX XXXX
A0039	*:	A0092 0015 7821	XOR TEMP1 : pos - no change : neg - l's compl
A0040		A0092 0013 7021	
A0041 0000	AORG 0		
A0041 0000	*:	A0094 0017 5026	SACL SAMPLE
		A0095	• • • • • • • • • • • • • • • • • • • •
A0043 0000 F900	B RESET ; power-up reset	A0096	*; Now convert PCM value in SAMPLE to ADPCM value in !
0001 0542		A0097	**
A0044	*:	A0098 0018 F800	GETI CALL SIGDIF
A0045		0019 01B3	
A0046	*; INTERRUPT HANDLING ROUTINE SYSTEM HANDLES CODEC	A0099 001A F800	CALL AQUAN
A0047	*; SAMPLES ON A SAMPLE BY SAMPLE BASIS.	001B 02AA	
A0048	* ********************	A0100 001C 5001	SACL I
A0049	*!	A0101 001D 4A01	OUT I.CCITT : output ADPCM
A0050 0002 F900	INTRPT B INTRPT		CALL PROJECT
0003 0002	PRINCI	A0102 001E F800	CALL PROICE
A0051	•	001F 0355	
WOOD I	•;	A0103 0020 F600	MULAWX BIOZ XMTMU ; wait for next sample
		0021 0004	
		A0104 0022 F900	B MULAWX
		0023 0020	

	LY MACRO	ASSEMBLER	PC2.1 84.	107 16	:36:03 0 PAGE		CCITT		3201	O FAMIL	Y MACRO A	ASSEMBLER	PC2.1 84.107	16:36:03 03-20-85 PAGE 0004
A0105 •; A0106 0024 251B SBASE A0107 0025 7FBD	LAC RET	SCRACH,5	; 00000000	0000001H	MMM10000	00000000	A0123 A0124			A-	-LAW TRANS	MITTER		
A0108 0026 261B A0109 0027 7F8D	LAC RET	SCRACH,6	; 00000000	000001MM	MM100000	00000000	A0125 A0126	0034	411B	XHTA	IN	SCRACH, ADC	; input A-la	w PCM
A0110 0028 2718 A0111 0029 7F8D	LAC RET	SCRACH,7	; 00000000	00001 MMH	M1000000	00000000	A0127 A0128 A0129							• • • • • • • • • • • • • • • • • • • •
A0112 002A 281B A0113 002B 7F8D	LAC RET	SCRACH,8	; 00000000	0001HMMM	10000000	00000000	A0130 A0131			*;		NEAR PCM EX	SAMPLE S	(CCD4CH)
A0114 002C 291B A0115 002D 7F8D	LAC RET	SCRACH,9	; 00000000	001HMMM1	00000000	00000000	A0132 A0133						SAMPLE SL	
A0116 002E 2A1B A0117 002F 7F8D	LAC RET	SCRACH, 10	; 00000000	01444410	00000000	00000000	A0134 A0135					4: S 8		(SARPLE)
A0118 0030 2B1B A0119 0031 7F8D	LAC RET	SCRACH, 11	; 00000000	1 MMMM 1 0 0	00000000	00000000	A0136 A0137				NOTATIO		4b TC (Q0)	
A0120 0032 2C1B A0121 0033 7FBD	LAC RET	SCRACH, 12	; 00000001	MMM1000	00000000	00000000	A0138 A0139			•		• • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	•••••
							A0140 A0141			:			+ SL XPAND	
							A0142 A0143						+	,
							A0144 A0145				• • • • • • • • • •			•••••
							A0146 A0147			EXPND	A LAC XOR	SCRACH, 8 K32768	; seee mmmm ; seee mmmm	
							A0148 A0149	0037	5021		SACL	TEMP1 M32767		for PCM sign
							A0150	0039	5C22		SACH	TEMP2,4 M4095	; save expon : 0000 MMMM	ent value
							A0152 A0153	003B	501B		SACL	SCRACH TEMP1	, 5555	0000 0000
							A0154 A0155	003D	5821		SACH	TEMP1 SBASEA	; sign = FFF	F or 0000
							A0156 A0157				ADD CALA	TEMP2,2	; calculate	PCM shift address
							A0158 A0159				SACH LAC	SAMPLE,4 SAMPLE	; 000x xxxx	xxxx xxxx
							A0160 A0161				XOR SUB	TEMP1 TEMP1		hange : neg - l's comp hange : neg - 2's comp
							A0162 A0163	0045	5026		SACL	SAMPLE		
							A0164 A0165				convert	PCM value	in SAMPLE to A	DPCM value in I
							A0166 A0167			•;	CALL	SIGDIF		
							A0168	0048			CALL	AQUAN		
							A0169	004A			SACL	ī		
							A0170 A0171	004C	F800		OUT CALL	PRDICT	; output ADP	CM
							A0172	004E	0355 F600 0034	ALAWX	BIOZ	XMTA	; wait for n	ext sample
							A0173	0050			В	ALAWX		
							A0174			*;				

										PAGE (	1003	
			261B	SBASEA		SCRACH,6	;	00000000	000000MM	MM000000	00000000	
		0053			ADD	ONE , 13	;	00000000	000000MM	MM100000	00000000	
		0054			RET							
		0055			NOP							
		0056			LAC	SCRACH, 6	÷	00000000	000001 MM	MM100000	00000000	
		0057			ADD	BIASA,6	;	00000000	000001MM	MM100000	00000000	
		0058			RET							
		0059			NOP							
		005A			LAC	SCRACH, 7	÷	00000000	00000MMM	M0000000	00000000	
		005B			ADD	BIASA,7	;	00000000	00001MMM	M1000000	00000000	
		005C			RET							
		005D			NOP							
		005E			LAC	SCRACH,8	÷	00000000	MMMM0000	00000000	00000000	
A	3188	005F	0871		ADD	BIASA,8	;	00000000	0001MMMM	10000000	00000000	
A	0189	0060	7F80		RET							
A	0190	0061	7F80		NOP							
A	0191	0062	291B		LAC	SCRACH, 9	÷	00000000	000MMMM0	00000000	00000000	
A	192	0063	0971		ADD	BIASA,9		00000000	1 MMMMI 00	00000000	00000000	
A	0193	0064	7F80		RET							
A	1194	0065	7F80		NOP							
A	0195	0066	2A1B		LAC	SCRACH, 10	;	00000000	00ММММ00	00000000	00000000	
A	1196	0067	0A71		ADD	BIASA, 10		00000000	01MMMM10	00000000	00000000	
		0068			RET							
A	198	0069	7F80		NOP							
A	0199	006A	2B1B		LAC	SCRACH, 11	;	00000000	0000000	00000000	00000000	
A	0200	006B	0871		ADD	BIASA,11		00000000	1MMMM100	00000000	00000000	
A	0201	006C	7F80		RET							
A	202	006D	7F80		NOP							
A	0203	006E	2C1B		LAC	SCRACH, 12	:	00000000	MMMM0000	00000000	00000000	
A	204	006F	0C71		ADD	BIASA, 12				00000000		
A	0205	0070	7F8D		RET	•						

									PAGE 0006
A0207			•;						
A0208			"; MU-	LAW REC	EIVER				
A0209 A0210	0071	4201	*; RCVMU	I M	I,CCITT		innu	t ADPCM	
A0211	0071	4201	*:	114	1,00111	•	тъс	CADICII	
A0212			•	LAC	I		dete	rmine magnitu	de of ADPCM
A0213				SACL	IM				
A0214				SUB	ONE,3				
A0215		007A		BLZ	D032KU				
A0216				LAC	IM				
A0217				XOR	M15				
A0218	0079	5002		SACL	Į M				
A0219			•;						
A0220			"; com	oute pcm	output				
A0222	007A	F800	DO32KU	CALL	SIGDIF				
		0183							
A0223				CALL	PRDICT				
	007D	0355	_						
A0224 A0225			*;						
A0226					-LAW PCM CON	MPRE	SSIO	N/U-LAW TO LI	NEAR EXPANSION
A0227			• ;					•	
A0228			•;	INPUT:	LINEAR PCM	SAM	PLE	SR	
A0229			• •	OUTDUT	A-LAW PCM S			CD (CCD4	CUI
A0230 A0231			<b>:</b> ;	OUTPUT:				SP (SCRA	
A0232			• :		CINCAR I CII	3411		JEA (JAIII	cc,
A0233			• ;	NOTATIO	N: SR	166	TC (	Q0)	
A0234			•;		SP 8				
A0235 A0236			::		SLX	I 4b	TC (	Q0)	
A0236								**********	
A0238			• .						
A0239			• ;		+		SF		+ SLX
A0240							-*	>; EXPAND	{>
A0241				+-	+		;	+	SP
A0242			::				<u>+</u>		>
A0244			•						
A0245			*;****		*********	* * * *	• • • •		
A0246			٠,						
A0247 A0248		2013	٠,	LAC	SR	•	get	reconstructed	signai
A0249				pressc	onvert to p	cm			
A0250			*;						
A0251			CMPRSU	SACH	TEMP4	;	save	sign of 3R	
A0252				ABS					
A0253 A0254				ADD SACL	BIAS SCRACH			blas blased PCM v	alue.
A0254				SUB	ONE .9			= 7 - 4 or 3	
A0256				BGEZ	SCL 427	•			-
		00B3							
A0257			SCL 023		THREE,7	;	exp	= 3 - 2 or 1	- 0
A0258		FD00 009E		BGEZ	SCL223				
	0000	3036							

CCITT	3201	O FAMIL	Y MACRO	ASSEMBLER	PC2.1 84.107	16:36:03 03-20-85 PAGE 0007	CCITT		3201	O FAMIL	Y MACRO	ASSEMBLER	PC2.1 84.107	16:36:03 03-20-85 PAGE 0008
	0089 064C	SCL021		ONE , 6	; exp = 1 or (	1	A0307			SCALE5		M15,6	; exp = 5	
	008A FD00		BGEZ	SCALE I			A0308	0003	7918		AND SACL	SCRACH SCRACH	; mask for mar	itissa
	008B 0095				_		A0309					BIAS.5		
	008C 216D	SCALEO		M15,1	; exp = 0		A0310				ADD	SAMPLE	. blood avent	fred value
	008D 791B		AND	SCRACH	; mask for mar	itissa	A0311				SACL		; blased quant	ized value
	008E 501B		SACL	SCRACH			A0312				LAC	SCRACH, 10		
	008F 004D		ADD	BIAS			A0313				LARK	0,5 Fini		
	0090 5026		SACL	SAMPLE	; blased quant	ized value	A0314				в	FINI		
	0091 2F1B		LAC	SCRACH, 15				00CA		661 637	CUB	ONE , 11	; exp = 7 or 6	•
	0092 7000		LARK	0,0			A0315 A0316			SCL627	BGEZ	SCALE7	; exp = / 01 (	,
	0093 F900		В	FINI							BGEZ	SCALE /		
	0094 00E6 0095 226D	CC41 51		H15 2			A0317	00CD		SCALE6		H15,7	: exp = 6	
	0095 2260 0096 791B	SCALEI	AND	M15,2 SCRACH	; exp = 1		A0317			SCALEG	AND	SCRACH	; mask for mar	tleen
			SACL	SCRACH	; mask for mar	it i ssa					SACL	SCRACH	, mask for man	101330
	0097 501B						A0319				ADD	BIAS.6		
	0098 014D		ADD	BIAS.I			A0320				SACL	SAMPLE	; biased quant	tred value
	0099 5026		SACL	SAMPLE	; blased quant	ized value	A0321				LAC	SCRACH.9	; brased quant	rized value
	009A 2E1B		LAC	SCRACH, 14			A0322				LARK	0,6		
	0098 7001		LARK	0,1			A0323 A0324				B	FINI		
	009C F900		В	FINI								FINI		
	009D 00E6							00D6		CC41 57	CUB	ONE , 12	; exp = 7	
	009E 174C	SCL223		ONE , 7	; exp = 3 or 2	:	A0325 A0326			SCALE7	BLZ	NORMAL	; exp = / ; mag > 8191	,
	009F FD00		BGEZ	SCALE3							BLZ	NURHAL	; mag > 6191	ſ
	AAOO OAOO			****			A0327	0009		SATCH		K63,7		
	00A1 236D	SCALE2		M15,3	; exp = 2					SAICH		SAMPLE		ased quantized value
	00A2 791B		AND	SCRACH	; mask for mar	itissa	A0328				SACL	127		mulaw magnitude
	00A3 501B		SACL	SCRACH			A0329				LACK B	CLNUP	; set maximum	mulaw magnitude
	00A4 024D		ADD	BIAS,2			A0330				ь	CLNUP		
	00A5 5026		SACL	SAMPLE	; biased quant	ized value		OODE				415.0		
	00A6 2D1B		LAC	SCRACH, 13			A0331			NORMAL	AND	M15,8 SCRACH	; mask for mai	at Lana
	00A7 7002		LARK	0,2			A0332					SCRACH	; mask for mai	101554
	00A8 F900		В	FINI			A0333	UUEI	5018		SACL	BIAS.7		
	00A9 00E6						A0334				ADD SACL	SAMPLE	; blased quant	bland value
	00AA 246D	SCALE3		M15,4	; exp = 3		A0335 A0336				LAC	SCRACH,8	; brased quan	Cized value
	00AB 791B		AND	SCRACH	; mask for mar	tissa					LARK	0,7		
	00AC 501B		SACL	SCRACH			A0337			FINE	SACH	SCRACH	: save normal	ized montices
	00AD 034D		ADD	BIAS,3			A0338 A0339			FINI.	LAC	SCRACH	; save norman	ized maric issa
	00AE 5026		SACL	SAMPLE	; blased quant	ized value						0.TEMP1		
	OOAF 2CIB		LAC	SCRACH, 12			A0340				SAR ADD	TEMP1.4	; add exponent	
	00B0 7003		LARK	0,3			A0341			61.411.0	ADD	TEMP4,7	; add exponen	L .
	00B1 F900		В	FINI			A0342			CLNUP		M255		
	00B2 00E6			T			A0343				AND SACL	SCRACH	. elened moon	itude of mulaw-PCM
	00B3 197D	SCL427		THREE,9	; exp = 7 - 6	or 5 - 4					LAC	SAMPLE		from quantized value
	00B4 FD00		BGEZ	SCL627			A0345 A0346				SUB	BIAS	; remove blas	From quantized varie
	00B5 00CB			0.15	_		A0346				XOR	TEMP4		
	00B6 0A4C	SCL 425		ONE,10	; exp = 5 or 4	•					SUB	TEMP4		
	00B7 FD00		BGEZ	SCALE5			A0348				SACL	SAMPLE	. 3/a samplem	ent of quantized sample
	00B8 00C2						A0349	UUF I	5026	• •	SACL	SAHFLE	, z s comprem	ent of quarterzed sampre
	00B9 256D	SCALE4		M15,5	; exp = 4		A0350 A0351			•;	CALL	AQUAN		
	00BA 791B		AND	SCRACH	; mask for mar	itissa	AU351				CALL	AQUAN		
	0088 5018		SACL	SCRACH			40353	UUF 3	02AA					
	00BC 044D		ADD	BIAS,4			A0352			•:	CALL	SYNC		
	00BD 5026		SACL	SAMPLE	; blased quant	ized value	A0353				CALL	SINC		
	00BE 2B1B		LAC	SCRACH, 11				UUF 5	0188					
	00BF 7004		LARK	0,4			A0354		70.47	•;	VOD	MOEE	. 6110 5140 6	+
	00C0 F900		В	FINI			A0355				XOR	M255	; riip bits r	or transmission
1	00C1 00E6						A0356	00F 7	201B		SACL	SCRACH		

00FA 0071 A0359 00FB F900 B MULAWR		00F8 491B 00F9 F600	OUT BIOZ	SCRACH, DAC RCVMU	output m	
	A0359		В	MULAWR .		

```
A0361
                 A-LAW RECEIVER
A0362
A0363
A0364 00FD 4201 RCVA
                           I,CCITT
                                     ; input ADPCM
A0365
A0366 00FE 2001
                    LAC
                                     ; determine magnitude of ADPCM
A0367 00FF 5002
                    SACL
                           IM
A0368 0100 134C
                    SUB
                           ONE.3
A0369 0101 FA00
                    BLZ
                           DO32KA
    0102 0106
A0370 0103 2002
                    LAC
                           IM
A0371 0104 786D
                    XOR
                           M15
A0372 0105 5002
                    SACL
                           IM
A0373
A0374
              *; compute pcm output
A0375
A0376 0106 F800 DO32KA CALL
                           SIGDIF
     0107 01B3
A0377 0108 F800
                    CALL
                           PRDICT
     0109 0355
A0378
              A0379
A0380
              *; LINEAR TO A-LAW PCM COMPRESSION/A-LAW TO LINEAR EXPANSION
A0381
A0382
                    INPUT: LINEAR PCM SAMPLE -- SR
A0383
A0384
                    OUTPUT: A-LAW PCM SAMPLE -- SP (SCRACH)
A0385
                           LINEAR PCM SAMPLE -- SLX (SAMPLE)
A0386
A0387
                    NOTATION: SR -- 16b TC (00)
                              SP -- 8b SM (Q4)
A0388
A0389
                              SLX -- 14b TC (Q0)
A0390
              A0391
A0392
A0393
                    SR +----+
                                         SP +----+ SLX
A0394
                   ---->! COMPRESS !----*: EXPAND !---->
A0395
A0396
A0397
                                       *-----
A0398
              A0399
A0400
A0401 010A 2013
                    LAC
                           SR
                                     ; get reconstructed signal
A0402
A0403
              *: compress--convert to pcm
A0404
A0405 010B 5824 CMPRSA SACH
                           TEMP4
                                     ; save sign of SR
A0406 010C 7F88
                    ABS
A0407 010D 0024
                           TEMP4
                    ADD
                                     ; add 1 for negative vals
A0408 010E 501B
                    SACL
                           SCRACH
                                     ; save PCM value
A0409 010F 194C
                    SUB
                           ONE.9
                                     : exp = 7 - 4 \text{ or } 3 - 0
A0410 0110 FD00
                    BGEZ
                           SCL4T7
    0111 013F
A0411 0112 077D SCL0T3 ADD
                           THREE.7
                                     : exp = 3 - 2 \text{ or } 1 - 0
A0412 0113 FD00
                    BGEZ
                           SCL2T3
    0114, 012A
```

CCITT	32010	FAMIL	MACRO	ASSEMBLER	PC2.1 84.107	16:36:03 03-20-85 PAGE 0011	CCITT		3201	O FAMILY	MACRO	ASSEMBLER	PC2.1 84.1	07 16:36:03 03-20-85 PAGE 0012
A0413 0115	064C	SCLOTI	ADD	ONE . 6	; exp = 1 or 0	1	A0461	014E	266D	SCAL5A	LAC	M15,6	; exp = 5	
A0414 0116			BGEZ	SCAL I A			A0462	014F	7918		AND	SCRACH	: mask fo	r mantissa
0117			DGCZ	JUNETA			A0463				SACL	SCRACH		
A0415 0118		SCAL 0A	LAC	M15,2	; exp = 0		A0464				ADD	BIAS,5		
A0416 0119		SCALOA	AND	SCRACH	; mask for man	tissa	A0465				SACL	SAMPLE	; quantiz	ed value
A0417 011A			SACL	SCRACH	,		A0466				LAC	SCRACH, 10		
A0418 011B			ADD	ONE,1			A0467				LARK	0.5		
A0419 011C			SACL	SAMPLE	; quantized va	due	A0468				В	FINISH		
A0420 011D			LAC	SCRACH-14	, 4001101200 10		710-100	0156			_			
A0421 011E			LARK	0.0			40469			SCL6T7	SUB	ONE , 11	; exp = 7	or 6
A0422 011F			B	FINISH			A0470			0020.7	BGEZ	SCAL 7A		
0120				FINISH			A0470	0159			0002			
A0423 0121		SCAL 1A	1.40	M15,2	; exp = 1		A0471			SCAL6A	LAC	M15.7	; exp = 6	
A0424 0122		SCAL IA	AND	SCRACH	; mask for man	+1000	A0472			JUNEON	AND	SCRACH		or mantissa
			SACL	SCRACH	; mask for mar	itissa	A0473				SACL	SCRACH	,	
A0425 0123 A0426 0124							A0474				ADD	BIAS,6		
			ADD	BIAS, I			A0475				SACL	SAMPLE	; quantiz	ed value
A0427 0125			SACL	SAMPLE	; quantized va	ilue	A0475				LAC	SCRACH.9	, quarterz	ed varue
A0428 0126			LAC	SCRACH, 14							LARK	0,6		
A0429 0127			LARK	0,1			A0477							
A0430 0128			В	FINISH			A0478				В	FINISH		
0129								0162			C.110	ONE 12		•
A0431 012A		SCL2T3		ONE,7	; exp = 3 or 2		A0479			SCAL 7A		ONE,12	; exp = 7	
A0432 012B			BGEZ	SCAL 3A			A0480				BLZ	NORML A	; mag > 8	3191 ?
012C								0165						
A0433 012D		SCAL2A		M15,3	; exp = 2		A0481			SATCHA		K63,7		
A0434 012E			AND	SCRACH	; mask for mar	ntissa	A0482				SACL	SAMPLE		ximum quantized value
A0435 012F	501B		SACL	SCRACH			A0483				LACK	127	; save ma	ximum alaw magnitude
A0436 0130	0240		ADD	BIAS,2			A0484				В	CLNUPA		
A0437 0131	5026		SACL	SAMPLE	; quantized va	ilue		016A						
A0438 0132	2D1B		LAC	SCRACH, 13			A0485			NORMLA		M15,8		
A0439 0133	7002		LARK	0,2			A0486				AND	SCRACH	; mask fo	or mantissa
A0440 0134	F900		В	FINISH			A0487				SACL	SCRACH		
0135	0172						A0488				ADD	BIAS,7		
A0441 0136	2460	SCAL 3A	LAC	M15,4	; exp = 3		A0489				SACL	SAMPLE	; quanitz	zed value
A0442 0137			AND	SCRACH	; mask for man	ntissa	A0490	0170	28 I B		LAC	SCRACH,8		
A0443 0138			SACL	SCRACH			A0491	0171	7007		LARK	0,7		
A0444 0139			ADD	BIAS,3			A0492	0172	581B	FINISH	SACH	SCRACH	; save no	rmalized mantissa
A0445 013A			SACL	SAMPLE	; quantized va	ilue	A0493	0173	201B		LAC	SCRACH		
A0446 013B			LAC	SCRACH, 12			A0494	0174	3021		SAR	0,TEMP1		
A0447 013C			LARK	0,3			A0495	0175	0421		ADD	TEMP1,4	; add exp	ponent
A0448 013D			В	FINISH			A0496	0176	0724	CLNUPA	ADD	TEMP4,7		
013E			-				A0497	0177	7947		AND	M255		
A0449 013F		SCL4T7	SUR	THREE.9	; exp = 7 - 6	or 5 - 4		0178			SACL	SCRACH	; signed	magnitude of alaw-PCM
A0450 0140		002	BGEZ	SCL6T7	,		A0499				LAC	SAMPLE	_	
0141			5522	5626.7				017A			XOR	TEMP4		
A0451 0142		SCL4T5	ADD	ONE,10	: exp = 5 or 4	ı		017B			SUB	TEMP4		
A0452 0143		301413	BGEZ	SCAL 5A	, exp = 3 0			017C			SACL	SAMPLE	: 2's con	mplement of quantized sample
0144			DULL	JUNESH			A0503			•;				
A0453 0145		SCAL 4A	LAC	M15.5	; exp = 4			017D	F800	•	CALL	AQUAN		
		SCAL 4A	AND	SCRACH	; mask for mar	+1000	A0304		02AA		OMEE	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
A0454 0146				SCRACH	, mask ror man		A0505		JEAN	•;				
A0455 0147			SACL					017F	FROO	•	CALL	SYNC		
A0456 0148			ADD	BIAS,4		1	MUSUO		0188		CALL	31140		
A0457 0149			SACL	SAMPLE	; quantized va	itue	A0507		0100	•:				
A0458 014A			LAC	SCRACH, 11					7075	- •	XOR	M0080	. £1 (n h	its for transmission
A0459 014B			LARK	0,4				0181			SACL	SCRACH	, , , , , ,	103 101 (1411)
A0460 014C	F 900		В	FINISH				0182			OUT	SCRACH DAC		A-1 my DCM
014D														

ALAWR

; wait for next sample

A0511 0184 F600 ALAWR BIOZ

0185 00FD A0512 0186 F900 0187 0184


17.
32-kbit/s
ADPCM
with
the
TMS32010

A0514	•;
A0515	
A0516	*: SYNCHRONOUS CODING ADJUSTMENT
A0517	*;
A0518	*: INPUT: LOG PCM SAMPLE SP (SCRACH)
A0519	*: RECEIVED ADPCM I
A0520	*: REGENERATED ADPCM ID (TEMPI)
A0521	*:
A0522	
A0523	*; OUTPUT: ADJUSTED LOG PCM SD (SCRACH) *;
A0524	"; NOTATION: I 4b SM (Q0)
A0525	*: ID 4b SM (Q0)
A0526	*: SP 8b SM (Q4)
A0527	*; SD 8b SM (Q4)
A0528	*:
A0529	.,
A0530	*
A0531	*; 1 ++
A0532	*:)!
A0533	*; 1D SD
A0534	*:> SYNC :>
A0535	*: SP
A0536	*:>
A0537	*: +
A0538	•:
A0539	*.*************************************
A0540	•;
A0541 0188 7838	SYNC XOR EIGHT
A0542 0189 5021	SACL TEMP1 : flip the polarity bit in ID
A0543 018A 234C	LAC ONE.3
A0544 018B 7801	XOR I ; flip the polarity bit in I
A0545 018C 1021	SUB TEMP1 ; IM - ID
A0546 018D FA00	BLZ IDGTIM ; ID > IM
018E 01A0	, 10 / 1111
A0547 018F FF00	BZ IDEQIM ; ID = IM
0190 01B1	52 10EQ111 1 15 - 111
A0548 0191 201B	IDLTIM LAC SCRACH ; ID < IM +
A0549 0192 106F	SUB M127
A0550 0193 FC00	BGZ SUBONE
0194 019B	Supplies Supplies
A0551 0195 FF00	BZ MAXPOS
0196 0199	
A0552 0197 074C	ADD ONE.7 ; SD = SP + 1 : 0 <= SP < 127
A0553 0198 7F8D	RET
A0554 0199 7E7F	MAXPOS LACK 127 ; SD = 127 ; SP = 127
A0555 019A 7F8D	RET
A0556 019B 104C	SUBONE SUB ONE
A0557 019C FF00	BZ ANOMLE ; SD = 0 : SP = 128
019D 019F	
A0558 019E 006F	ADD M127 ; SD = SP + 1 : 255 >= SP > 128
A0559 019F 7F8D	ANOMLE RET
A0560 01A0 201B	IDGTIM LAC SCRACH
A0561 01A1 174C	SUB ONE.7
A0562 01A2 FD00	BGEZ ADDONE
01A3 01A8	
A0563 01A4 006F	ADD M127 ; SD = SP - 1 : 0 < SP <= 127
A0564 01A5 FA00	BLZ ANOMLY

CCITT	3201	FAMIL	Y MACRO	ASSEMBLER	PC2	.1 84	.107	16:		03-20-85 0015	CCITT	3201	FAMIL'	Y MACRO	ASSE	MBLER	PC2.1 8	34.107		03 03- PAGE 00	
											0002			COPY	C 1	GDIF.AS	: м				
01A6 A0565 01A7			RET								B0001		•:	COF	31	duir . As	<b>3</b> 11				
A0566 01A8		ADDONE		M127							B0002										****
A0567 01A9		ADDONE	BGEZ	MAXNEG							B0003		*: SIG	DIF							
0144			UGLZ	MAKINE							B0004		•:								
40568 01AB			ADD	ONE .8		5D =	SP - 1	: 25	5 > SP	>= 128	B0005		": Imp	lements	s the	follow	ing modul	les (per	CCITT s	pec):	
A0569 01AC			RET		•						B0006		• ;								
A0570 01AD		MAXNEG		255	: :	50 =	255	: SP	= 255		B0007		•;	DELAY	D	delay o	of DQ and	d SR der	ivatives		
A0571 01AE			RET								B0008		*;				Qn, An •				
A0572 01AF	7E80	ANOMLY	LACK	128		5D =	128	: SP	= 0		B0009		•;				it in us				
A0573 01B0			RET								B0010		•;	ACCUM		Accumu	late part	ial pro	ducts fo	r SEZ,	SE
A0574 01B1		IDEQIM		SCRACH	; ;	5D =	SP				B0011		* ;								
A0575 01B2	7F8D		RET								B0012		::	LIMA MIX		compute					
											B0013		• ;	MIX		compute	* T(K)				
											B0014 B0015										
											B0016		•;								
											B0017			oute SE	7 n	artial	signal e	et imat e			
											B0018		*:	pace of	. L	G. C.G.	3191101				
											B0019			Z(k) =	B1(k-	1)*DO(	<-1) +	. + B6(	k-1)*DO(	k-6)	
											B0020		•:	,							
											B0021		• :	Multip	olies	are don	ne in flo	pating p	t		
											B0022		• ;	DQ's	are	stored	in f.p.	notatio	'n		
											B0023		•;	B's	are f	loated	each pas	55			
											B0024		*;								
											B0025		*;****	******		*****			******	******	****
											B0026			ATING F	POINT	MULTIPL	Y (FMUL1	r)			
											B0027		•;						00- 100	- FVO (00	
											B0028		<b>:</b> :	INPUT			DIFFEREN		DQn (DQ	nexP/UQ	(DMAN)
											B0029 B0030		-;		PRE	DICTOR	COEFFICE	EN15	Bn		
											B0031		•	OUTDUI	r. F11	TED TAR	OUTPUTS		WBn (SU	Mn)	
											B0032		• .	0011 01		TER TAI	0011 010	•	HD17 (50	,	
											B0033		• .	NOTATI	ION: D	QnEXP	4b +	offset			
											B0034		• .				3 9b n				
											B0035					n		TC (Q14			
											B0036		•;		s	UMn	16b	TC (Q1)			
											B0037		•;								
											80038		*;****	* * * * * * *		*****				******	****
											B0039		*;								
											B0040		*;	-1	- 1	-					
											B0041		*; DQ		z	z	z	z			
											B0042			->0-	>	-0>-	0>-	0>	0>	0	
											B0043		<b>:</b> :	- 1		i	- 1			- 1	
											B0044 B0045		-:	; , a ,	1/61	VB2/L\	; vB3(k)	VBA(U)	VB5 (1/2)	, B6 / L	
											B0045		•	VD1	(K)	1 (K)	VD3(K)	404(K)	VD3(K)	V00(K	,
											80046		*:	- 1		;	1	- 1	- 1	1	
											B0048		• :	ò	>	o>	0>	0>-	>-	0>	0
											B0049		• .	WBI		B2 ´	wB3	WB4	wB5	WB6	SEZ
											B0050										
											B0051									* * * * * * *	
											B0052		*;								
											B0053 0	1B3 2E0F	SIGDIF	LAC	В6,	14 ;	compute	B6*DQ5			
												1B4 F800		CALL	FLO	AT ;	ret/w ma	entissa	in TEMP1	; exp i	n ac
											0	1B5 04DE									
												1B6 001A		ADD	005						

:	
Ϊ.	
Ņ	
ᅕ	
=	
~	
s	
ъ	
=	
C	
7	
ř	
٠.	
.<	
_	
-	
٤	
≟	
≟	
Š	
Š	
Š	
Š	
Š	
Š	
Š	
Š	
Š	
Š	
Š	

					PAGE 0017				PAGE 0018
B0056	0187 502	2	SACL	SUMI		B0107 01F0 6C80	LTA	•.0	; mult mant, add 48, fetch shift fac
	0188 382		LAR		exp of product offset by table add	B0108 01F1 796E	AND	KFF80	
80058	01B9 6A6	Ō	LT	DO5MAN :	scaled up by 2**3	B0109 01F2 5021	SAC	L TEMP1	
B0059	01BA 277	D	LAC	THREE,7	; multiply fudge factor	B0110 01F3 6D21	MPY		; apply shift factor = f(exp)
B0060	01BB 6D2	1	MPY	TEMP1		B0111 01F4 7F8E	PAC		
B0061	01BC 6C8	0	LTA	*,0	; mult mant, add 48, fetch shift fac	B0112 01F5 FA00	BLZ	R53	; exp >= 26
B0062	01BD 796	Ε	AND	KFF80		01F6 04C0			
	018E 502		SACL	TEMP1		B0113 01F7 5925	SAC		; exp < 26
	01BF 6D2		MPY	TEMP1	; apply shift factor = f(exp)		HK3 ZAL		; check sign of product
	01C0 7F8		PAC			B0115 01F9 7858	XOR		
	01C1 FA0		BLZ	RS1	; exp >= 26	B0116 01FA 7948	AND		
	01C2 04B					B0117 01FB FF00	BZ	POS3	
	01C3 592		SACH		; exp < 26	01FC 0200 B0118 01FD 7F89 N	EG3 ZAC		; negate if necessary
	01C4 660		ZALS XOR	B6 :	; check sign of product	B0119 01FE 1025	SUB		, negate ii necessary
	01C5 785 01C6 794		AND	K32768		B0120 01FF 5025	SAC		
	01C6 /94		BZ	POS 1			OS3 LAC		; compute B3*DQ2
	0108 010		52	F031		B0122 0201 F800	CAL		; ret/w mantissa in TEMP1; exp in ac
	01C9 7F8		ZAC		; negate if necessary	0202 04DE			
	01CA 102		SUB	SUMI	, negate in necessary	B0123 0203 0017	ADD	DQ2EXP	
	01CB 502		SACL	SUM1		B0124 0204 6917	DMO	V DQ2EXP	
	OICC 2EO		LAC		: compute B5*DQ4	B0125 0205 501E	SAC		
	01CD F80		CALL	FLOAT	; ret/w mantissa in TEMPI; exp in ac	B0126 0206 3B1E	LAR		; exp of product offset by table add
	01CE 04D	Ε				B0127 0207 6B5D	LTD		; scaled up by 2**3
B0077	01CF 001	9	ADD	DQ4EXP		B0128 0208 277D	LAC		; multiply fudge factor
	0100 691		DMOV	DQ4EXP		B0129 0209 6D21	MPY		
	0101 502		SACL	SUM2		B0130 020A 6C80	LTA		; mult mant, add 48, fetch shift fac
	0102 382		LAR		exp of product offset by table add	B0131 020B 796E	AND		
	01D3 6B5		LTD		scaled up by 2**3	B0132 020C 5021 B0133 020D 6D21	SAC MPY		: apply shift factor = f(exp)
	0104 277		LAC		; multiply fudge factor	B0134 020E 7F8E	PAC		; apply shift factor = r(exp)
	01D5 6D2		MPY	TEMP-1		B0134 020E 7F0E B0135 020F FA00	BLZ		: exp >= 26
	0106 608		LTA AND	*,0 KFF80	; mult mant, add 48, fetch shift fac	0210 04C5	DEL		7 CAP 7- CO
	0107 796		SACL	TEMPI		B0136 0211 591E	SAC	H SUM4.1	; exp < 26
	01D9 6D2		MPY		apply shift factor = f(exp)		HK4 ZAL		; check sign of product
	01DA 7F8		PAC	101111	appry sille ractor = rexp	B0138 0213 7857	XOR		
	OIDB FAC		BLZ	RS2	; exp >= 26	80139 0214 7948	AND	K32768	
	01DC 04B					B0140 0215 FF00	BZ	POS4	
	010D 592		SACH	SUM2.1	; exp < 26	0216 021A			
	01DE 660		ZALS	B5	check sign of product		IEG4 ZAC		; negate if necessary
	01DF 785		XOR	SDQ5		B0142 0218 101E	SUB		
B0093	01E0 794	8	AND	K32768		B0143 0219 501E	SAC		
B0094	OIE! FFO	0	BZ	P052			OS4 LAC		; compute B2*DQ1
	01E2 01E					B0145 021B F800	CAL	L FLOAT	; ret/w mantissa in TEMP1; exp in ac
	01E3 7F8		ZAC		; negate if necessary	021C 04DE	ADD	DOIEXP	
	01E4 102		SUB	SUM2		80146 021D 0016 80147 021E 6916	DMO		
	01E5 502		SACL	SUM2		B0147 021E 6916 B0148 021F 501F	SAC		
	01E6 2E0		LAC		; compute B4*DQ3 : ret/w mantissa in TEMP1; exp in ac	B0149 0220 381F	LAR		; exp of product offset by table add
	01E7 F80		CALL	FLUAT	, rec/w mancissa in iche; exp in ac	B0150 0221 6B5C	LTD		; scaled up by 2**3
	01E9 001		ADD	DOSEXP		B0151 0222 277D	LAC		; multiply fudge factor
	01EA 691		DMOV	DOSEXP		B0152 0223 6D21	MPY		
	01EB 502		SACL	SUM3		B0153 0224 6C80	LTA	*,0	; mult mant, add 48, fetch shift fac
	01EC 382		LAR		; exp of product offset by table add	B0154 0225 796E	AND		
	01ED 685		LTD		scaled up by 2**3	B0155 0226 5021	SAC		
	01EE 277		LAC	THREE,7	; multiply fudge factor	B0156 0227 6D21	MPY		; apply shift factor = f(exp)
	01EF 6D2		MPY	TEMPI		B0157 0228 7F8E	PAC		




510

the


TMS32010

```
B0263 0273 5021
                                                                           B0318
                      SACI
                             TEMPI
B0264 0274 6D21
                      MPY
                             TEMPI
                                    : apply shift factor = f(exp)
                                                                           B0319
B0265 0275 7F8E
                      PAC
                                                                           B0320 028E 2C4C LIMA
                                                                                                 LAC
                                                                                                         ONE , 12
B0266 0276 FA00
                      BLZ
                             R521
                                                                           B0321 028F 5006
                                                                                                  SACL
                                                                                                         ΔI
                                    ; exp >= 26
     0277 0409
                                                                           B0322 0290 2005
                                                                                                  LAC
                                                                                                         APP
                                                                                                                        : check if APP >=1
B0267 0278 5928
                      SACH
                             SUM8.1 ; exp < 26
                                                                           B0323 0291 184C
                                                                                                  SUB
                                                                                                         ONE,8
B0268 0279 6913 CHK21
                      DMOV
                                                                           B0324 0292 FD00
                                                                                                  BGEZ
                                                                                                         MIX
                                                                                                                        :APP >= 1
                             SP
B0269 027A 6613
                      ZALS
                             SR
                                     ; check sign of product
                                                                                 0293 0297
                                                                           B0325 0294 2405
                                                                                                  LAC
                                                                                                         APP.4
B0270 027B 7811
                      XOR
                             A I
                                                                                                         MFFC0
B0271 027C 7948
                      AND
                             K32768
                                                                           B0326 0295 7970
                                                                                                  AND
B0272 027D FF00
                      ΒZ
                             POS21
                                                                           B0327 0296 5006
                                                                                                  SACL
                                                                                                         Αl
                                                                                                                         ;APP < 1
     027E 0282
                                                                           B0328
                                                                                           B0273 027F 7F89
                     7AC
                                     : negate if necessary
                                                                           B0329
B0274 0280 1028
                      SUB
                             SUM8
                                                                           B0330
                                                                                           *: MIX
B0275 0281 5028
                      SACL
                             SUM8
                                                                           B0331
                                                                                           *: form linear combination of fast and slow scale factors
B0276
          0282 POS21 EOU
                             *
                                                                           B0332
B0277
                                                                           B0333
                                                                                                  Y(k) = (1-AL(k))*YL(k-1) + AL(k)*YU(k-1)
                .............
B0278
                                                                           BO334
B0279
                *: ACCUMULATE FILTER TAP OUTPUTS (ACCUM)
                                                                           B0335
                                                                                                  INPUT: SLOW QUANTIZER SCALE FACTOR -- YL (YLL/YLH)
B0280
                                                                           B0336
                                                                                           ٠,
                                                                                                         FAST QUANTIZER SCALE FACTOR -- YU
B0281
                      INPUT: FILTER TAP OUTPUTS -- WAN & WBD (SUMm)
                                                                           B0337
                                                                                                         LIMITED SPEED CONTROL
                                                                           B0338
B0282
                                                                                                  OUTPUT: QUANTIZER SCALE FACTOR
B0283
                      OUTPUT: PARTIAL SUM OF ZEROES FILTER -- SEZ
                                                                           B0339
                                                                                                         RESCALED QUANTIZER SCALE FACTOR -- YOVER4
B0284
                ٠.
                             SIGNAL ESTIMATE
                                                                           B0340
                                                                           B0341
B0285
                ٠.
                                                                                                  NOTATION: YL
B0286
                ٠,
                      NOTATION: SUMm -- 16b TC (Q1)
                                                                           B0342
                                                                                           ٠.
                                                                                                                  -- 19b unsigned (015)
                               SEZ -- 15b TC (Q0) [sign extended]
                                                                           B0343
B0287
                ٠.
                                                                                           ٠.
                                                                                                                   stored as:
                ٠.
                               SE -- 15b TC (Q0) [sign extended]
                                                                           B0344
                                                                                                                      10w 15b -- YLL
80288
                                                                           B0345
B0289
                ٠.
                                                                                                                      hi 4b -- YLH
                    *********************
                                                                           B0346
                                                                                                           YU
                                                                                                                  -- 13b unsigned (Q9)
B0290
B0291
                                                                           B0347
                                                                                                           ΑL
                                                                                                                  -- 7b unsigned (06)
B0292 0282 2F20
                      LAC
                             SUM6.15; accumulate products
                                                                           B0348
                                                                                                                  -- 13b unsigned (09)
                                                                           B0349
                                                                                                           YOVER4 -- 11b unsigned (Q7)
B0293 0283 0F1F
                      ADD
                             SUM5,15
                             SUM4,15
B0294 0284 0F1E
                      ADD
                                                                           B0350
                                                                                           B0295 0285 0F25
                      ADD
                             SUM3.15
                                                                           B0351
B0296 0286 0F23
                      ADD
                             SUM2.15
                                                                           B0352
                                                                           B0353 0297 2A4A MIX
B0297 0287 0F22
                                                                                                 LAC
                                                                                                         YLL.10
                                                                                                                        ; shift v1 right by 6
                      ADD
                             SUM1,15
80298 0288 5904
                      SACH
                             SEZ,I
                                                                           80354 0298 5823
                                                                                                  SACH
                                                                                                         TEMPS
                                                                           B0355 0299 2949
                                                                                                  LAC
                                                                                                         YLH,9
B0299 0289 0F27
                      ADD
                             SUM7.15
B0300 028A 0F28
                             SUM8, 15
                                                                           B0356 029A 0023
                                                                                                  ADD
                                                                                                         TEMP3
                      ADD
                                                                                                  SACL
                                                                                                         TEMPS
80301 0288 5903
                      SACH
                             SE,1
                                                                           B0357 029B 5023
                                                                                                                        : YL>>6
                                                                           B0358 029C 204E
                                                                                                  LAC
                                                                                                         YU
B0302 028C 2F03
                      LAC
                             SE.15
B0303 028D 5803
                      SACH
                             SE
                                                                           B0359 029D 1023
                                                                                                  SUB
                                                                                                         TEMP3
                                                                                                                         : YU-(YL>>6)
B0304
                                                                           B0360 029E 5021
                                                                                                  SACL
                                                                                                         TEMP1
                                                                           B0361 029F 6A06
B0305
                                                                                                  LT
                                                                                                          ΔI
                                                                                                          TEMP1
B0306
                *; limit speed control parameter: AL <= 1.0
                                                                           B0362 02A0 6D21
                                                                                                  MPY
                                                                           B0363 02A1 7F8E
                                                                                                  PAC
                                                                                                                         ; AL*(YU-(YL>>6))
B0307
                                                                           B0364 02A2 FD00
                                                                                                  BGE Z
                                                                                                         NONNEG
B0308
                      AL = 1
                                     IF APP > 1
                                                                                                                         ; negative truncation
                                                                                 02A3 02A5
B0309
                ٠,
                      AL = APP
                                     if APP <= 1
B0310
                ٠.
                                                                           B0365 02A4 0072
                                                                                                  ADD
                                                                                                         M4095
                ٠.
                      INPUT: UNLIMITED SPEED CONTROL -- AP (APP)
                                                                           B0366 02A5 0C23
                                                                                           NONNEG ADD
                                                                                                         TEMP3.12
B0311
B0312
                                                                           B0367 02A6 5C09
                                                                                                  SACH
                                                                                                         Y.4
                                                                           B0368 02A7 2E09
                                                                                                  LAC
B0313
                      OUTPUT: LIMITED SPEED CONTROL -- AL
                                                                                                         Y,14
                                                                                                                         ; compute and save y>>2
B0314
                                                                           B0369 02A8 5829
                                                                                                  SACH
                                                                                                         YOVER4
B0315
                      NOTATION: APP -- unsigned 10b (08)
                                                                           B0370 02A9 7F8D
                                                                                                  RET
                                                                                                                         ; ret from SIGDIF
B0316
                                AL -- unsigned 7b (06)
B0317
```



C0101 02DC 164C C6T07 SUB ONE,6 ; TEMP1-128				
	exp = 6-7	C0145 0315 F900	В	GETMAN
C0102 02D0 FD00 BGEZ EXP7 02DE 02E3		0316 0321 C0146 0317 700D	EXP13 LARK	0,13 ; exp = 13
C0103 02DF 7006 EXP6 LARK 0,6 ; exp = 6		C0147 0318 2A21	LAC	TEMP1,10
C0104 02E0 2121 LAC TEMP1,1		C0148 0319 5821	SACH	TEMP1
C0105 02E1 F900 B GETMAN		C0149 031A 2021	LAC	TEMP1
02E2 0321		C0150 031B F900	В	GETMAN
C0106 02E3 7007 EXP7 LARK 0,7 ; exp = 7		031C 0321		
C0107 02E4 2021 LAC TEMPI C010B 02E5 F900 B GETMAN		C0151 031D 700E		0.14 ; exp = 14
02E6 0321		C0152 031E 2921	LAC SACH	TEMP1,9 TEMP1
CO109 02E7 1860 C8TO14 SUB H15.8 ; TEMP1-4096 (C0110 02E8 FD00 BGEZ CCTOE	ava = 8-14	C0153 031F 5821 C0154 0320 2021	LAC	TEMP1
CO110 02E8 FD00 BGEZ CCTOE	exp = 0-14	C0155 0321 796F		M127
02E9 030B		C0156 0322 3021	SAR	0,TEMP1
CO111 02EA 0A7D C8TO11 ADD THREE,10 ;TEMP1-1024		C0157 0323 0721	SAR ADD	TEMP1.7; DL 4e7m (sign=SGN(D))
CO112 02EB FD00 BGEZ CATOB		C0158	•;	
02EC 02FC		C0159	•;	
CO113 02ED 094C C8T09 ADD ONE,9 ; TEMP1-512	exp = 8-9	C0160	•;	
CO114 OZEE FDOO BGEZ EXP9		C0159 C0160 C0161	*; scale LOG	D by subtraction (Y>>2 is in YOVER4)
02EF 02F6		C0162	<u>:</u> :	
C0115 02F0 7008 EXP8 LARK 0,8 ; exp = 8		C0163	::	
CO116 02F1 2F21 LAC TEMP1,15 CO117 02F2 5821 SACH TEMP1		C0164		ONE.11 : offset by 2K
C0117 02F2 5821 SACH TEMP1 C0118 02F3 2021 LAC TEMP1			SUBIB ADD	
C0119 02F4 F900 B GETMAN		C0167	•:	TOVER
02F5 0321		C0168		
C0120 02F6 7009 EXP9 LARK 0.9 ; exp = 9		C0169	*; 16 LEVEL	
C0121 02F7 2E21 LAC TEMP1,14		C0170	•;	
C0122 02F8 5821 SACH TEMP1		C0171	*; Table valu	ues defined in CCITT spec p67
C0123 02F9 2021 LAC TEMP1		C0172	*; Implemente	ed table is offset by 2048
C0124 02FA F900 B GETMAN		C0173		
02FB 0321		C0174	11	
C0125 02FC 1A4C CATOB SUB ONE,10 ; TEMP1-2048	exp = 10-11		ITABI EQU	2041 ; bottom of level 1 2171 : bottom of level 2
C0126 02FD FD00 BGEZ EXP11 02FE 0305			ITAB2 EQU ITAB3 EQU	2171 ; bottom of level 2 2250 ; bottom of level 3
C0127 02FF 700A EXP10 LARK 0,10 ; exp = 10			ITABA EQU	2309 : bottom of level 4
C0128 0300 2D21 LAC TEMP1.13			ITAB5 EQU	2358 ; bottom of level 5
C0129 0301 5821 SACH TEMP1			ITAB6 EQU	2404 ; bottom of level 6
C0130 0302 2021 LAC TEMP1			ITAB7 EQU	2453 ; bottom of level 7
C0131 0303 F900 B GETMAN		C0182	•:	,
0304 0321		C0183 0326 107C		K2309 ; TEMP2-2309
C0132 0305 700B EXPI1 LARK 0,11 ; exp = 11		C0184 0327 FD00	BGEZ	C14T07
C0133 0306 2C21 LAC TEMP1,12		0328 033E		
C0134 0307 5821 SACH TEMP1		C0185 0329 007B		K138 ; TEMP2-2171 [ = 0-3
C0135 0308 2021 LAC TEMP1		C0186 032A FD00	BGEZ	C12TO3
C0136 0309 F900 B GETMAN		032B 0335 C0187 032C 007A	CLOTOL ADD	K130 ; TEMP2-2041 I = 0-1
030A 0321 C0137 030B 1C7D CCTOE SUB THREE,12; TEMP1-16384	aug = 12-14	C0187 032C 007A C0188 032D FD00	BGEZ	R 30
CO138 030C FD00 BGEZ EXP14	EAP - 12-14	032E 0332	DUEZ	req.
030D 031D		C0189 032F 7E00	IFOO LACK	0
C0139 030E 0D4C CCTOD ADD ONE,13 ; TEMP1-8192	exp = 13-14	C0190 0330 F900	B	GETIM
C0140 030F FD00 BGEZ EXP13		0331 0351		
0310 0317		C0191 0332 7E01 C0192 0333 F900	IEQ1 LACK	İ
C0141 0311 700C EXP12 LARK 0,12 ; exp = 12		C0192 0333 F900	В	GETIM
		0334 0351		
C0142 0312 2821 LAC TEMP1,11				
		C0193 0335 1078 C0194 0336 FD00	CI2TO3 SUB BGEZ	K79 ; TEMP2-2250 1 = 2-3 IEO3

CCI	тт	32010	FAMILY	MACRO	ASSEMBLER	PC2.1 84.10	16:	36:03 03-20-85 PAGE 0027	CCITT	32010	FAMIL	Y MACRO	ASSEMBLER	PC2.1 84.107	16:36:03 03-20-85 PAGE 0028
									0004			COPY	PRDICT.	ASM	
	0337 0				_				D0001		٠.	COF	-KOICI.	A311	
	95 0338 7		EQ2	LACK	2				D0001						
C01	96 0339 F			В	GETIM				00002			DTATION /	PREDICTIO	NI .	
	033A 0				_				D0003		*:	FIAI ION/I	PREDICTIO	•	
	97 033B 7		EQ3	LACK	3				D0004			_1	-b- 6-11	owing modules per	- CCITT
C01	98 033C F			В	GETIM				D0005		-; 1m	prements	the form	owing incodines bei	cciii spec:
	0330 0					TENDO 0101		-	D0000			Inverse	Adaptive	Ouantizer	
	99 033E 1		I 4T07			TEMP2-2404	I = 4-	. /	00007			RECONST		reconstructs (	O from I
C02	00 033F F			BGEZ	C16T07							ADDA		adds back sca	
	0340 0								D0009 D0010			ANTILOG			nversion to get DQ
	01 0341 0		15T06			; TEMP2-2358	1 = 5-	-6			•	FLOAT A		float DO	iversion to get bo
C02	02 0342 F			BGEZ	I EQ5				D0011 D0012				ctor Adap		
	0343 0								D0012		• :	FUNCTW		map I to log :	coale factor
	03 0344 7		EQ4	LACK	4						• ;	FILTD		map 1 to 10g : update fast so	
C02	04 0345 F			В	GETIM				D0014		•	LIMB		update rast st limit scale fa	
	0346 0								D0015						
	05 0347 7		EQ5	LACK	5				D0016		• ;	FILTE		update slow so	sale factor
C02	06 0348 F	900		В	GETIM				D0017				on Speed		
	0349 0	351							D0018		• ;	FUNCTE		map I to F fur	
C02	07 034A 1	065 C	16T07	SUB	K49 :	; TEMP2-2453	I = 6-	-7	D0019		*;	FILTA		update short 1	
C02	08 034B F	D00		BGEZ	IEQ7				00020		• ;	FILTB		update long to	
	034C C								D0021		• ;	SUBTC		determ speed (	
C02	09 034D 7	E06 I	EQ6	LACK	6				D0022		•;			technique	
C02	10 034E F	900		В	GETIM				D0023		*;	FILTC		update speed o	control
	034F 0	351							D0024				Predicto		
C02	11 0350 7	E07 I	EQ7	LACK	7				D0025		*;	ADDB		compute recons	structed signal
C02	12 0351 5	002 G	ETIM	SACL		: accumulator			00026		•;	FLOAT A		float SR	
C02	13 0352 7	824		XOR	TEMP4	add sign bit	and fli	p if necessary	00027		•;	ADDC		compute sign o	
	14 0353 7			AND	M15 :	mask for fine	1 four-	bit value	D0028		•;	UPA2			ff of 2nd order pred
	15 0354 7		DONE	RET		return from	AQUAN		D0029		*;	LIMC		limit A2	
									D0030		<b>*</b> ;	UPA 1			ff of 2nd order pred
									D0031		*;	LIMD		limit Al	
									00032		•;	UPB			of 6th order pred
									D0033		*;	XOR		compute sign o	of DQ*DQn
									D0034		<b>*</b> ;			•	
									D0035		•;			C implicit in tir	ning of MIX/LIMA
									D0036		<b>*</b> ;	a	nd comput	ation of SEZ/SE	
									D0037		٠,				
									D0038		.,				
									D0039		•;				
									D0040						ack to log domain.
									D0041						use ADPCM magnitude
									D0042		*; to	look-up	the scale	-factor multiplic	ers WI and rate-of-
									D0043		*; cha	nge weig	hting fun	ction Fl.	
									D0044		•;				
									D0045 0355	2002	PRDICT	LAC	I M		
									D0046 0356	006A		ADD	INQTAB	; reconst table	
									D0047 0357	6721		TBLR	TEMP1	; DQLN	
									D0048 0358			ADD		; W! table addres	ss and offset
									D0049 0359	6769		TBLR		; lookup WI	
									D0050 035A	034C		ADD	ONE,3	; FI table addres	ss and offset
									D0051 035B			TBLR	FI	; lookup FI	
									D0052		*:			*	
									D0053						
									D0054		": INV	ERSE ADAI	PTIVE QUA	NTIZER	
									D0055		•;				
									D0056		• ;	INPUT:	ADPCM IN	PUT SAMPLE	- I (IM->TEMPI)
											-			-	*



CCITT 3201	O FAMILY MACRO	ASSEMBLER PC2. 84.107 16:36:03 03-20-85 PAGE 0031	CCITT 3201	0 FAMILY MACRO ASSEMBLER PC2.1 84.107 16:36:03 03-20-85 PAGE 0032
D0170	•;	Y 13b unsigned (Q9)	D0224 039A 7974	AND M32767
D0171	•;	YU 13b unsigned (Q9)	D0225 039B 504A	SACL YLL
D0172	•;		D0226 D0227	*; *:**********************************
D0173	•.		D0228	*: ADAPTATION SPEED CONTROL
D0174 D0175 037C 2C09	FILTO LAC	Y,12 ; Y (Q21)	D0229	*
D0176 0370 1709	SUB	Y,7 ; Y/32 (Q21)	D0230	*; INPUT: ADPCM SAMPLE I
D0177 037E 0C69	ADD	W1,12 ; WI/32 (Q21)	D0231	•
D0178 037F 5C4E	SACH	YU,4 ; YU (Q9)	D0232	"; OUTPUT: UNLIMITED SPEED CONTROL AP (APP)
D0179	<b>:</b> :		D0233 D0234	*; NOTATION: ! 4b SM (Q0)
D0180 D0181	*; limit quant	t scale factor 1.06 <= YU <= 10.0	00235	*; APP 10b unsigned (Q8)
	LIMB SUB	K544.12 ; check to threshold	D0236	*;
D0183 0381 FD00	BGEZ	CHKHI	D0237	*;*************************************
0382 0386			D0238	• •
D0184 0383 206B	LAC	K544	D0239 D0240	*; ! Y *: V
D0185 0384 F900	В	STRLIM ; go store limited value	D0240	*: FI ++ AX ++ AP
0385 038A D0186 0386 1C61	CHKHI SUB	K4576,12 ; check hi threshold	D0242	*; -+->; FILTA (-+->; SUBTC (>); FILTC (>); DELAYA (-+->
D0187 0387 FB00	BLEZ	FILTE ; within limitscontinue	D0243	*;
0388 0388	OLUL	,	D0244	*;
D0188 0389 206C	LAC	K5120	D0245	*;   DMS  ++
D0189 038A 504E	STRLIM SACL	YU	D0246	*;
D0190	*;		D0247 D0248	*:
D0191		w adaptation scale factor	D0249	*; ! ++ DMLP !
D0192 D0193	*:	w adaptation scale ractor	00250	*; +->; FILTB  ++
D0194		(1-2**-6)*YL(k-1) + 2**-6 * YU(k)	D0251	*; ++ ;
D0195	•;		D0252	•; • • • • • • • • • • • • • • • • • •
D0196		SLOW QUANTIZER SCALE FACTOR YL (YLL/YLH)	00253	*; DML  ++
D0197	•;	FAST QUANTIZER SCALE FACTOR YU	D0254 D0255	*; +-! DELAYA !
00198	*;	: SLOW QUANTIZER SCALE FACTOR YL (YLL/YLH)	D0256	•;
D0199 D0200	·; OUTPUT	: SLOW QUANTIZER SCALE FACTOR TE (TEE/TER)	D0257	* *************************************
D0201		ON: YU 13b unsigned (Q9)	D0258	"; update short term average of F1
D0202	•;	YL 19b unsigned (Q15)	D0259	•;
D0203	•;	stored as:	D0260	*: $DMS(k) = (1-2**-5)*DMS(k-1) + 2**-5 * FI(k)$
D0204	•;	low 15b YLL	D0261 D0262	*; *: INPUT: SHORT TERM AVERAGE DMS
00205	1	hi 4b YLH	D0262 D0263	*: RATE-OF-CHANGE FUNCTION FI
D0206 D0207	*;	***************	D0264	•;
D0208	•:		D0265	*; OUTPUT: SHORT TERM AVERAGE DMS
D0209 038B 2649	FILTE LAC	YLH,6 ; shift yl left by 6	D0266	*;
D0210 038C 5021	SACL	TEMP1	D0267 D0268	*; NOTATION: DMS 12b unsigned (Q9) *; FI 7b unsigned (Q4)
D0211 038D 2F21	LAC	TEMP1,15 ; YL (Q21)	D0269	*; F1 /b unsigned (Q4)
D0212 038E 064A	ADD SUB	YLL,6 YLH,15 ; YL/64 (Q21)	D0270	* *************************************
D0213 038F 1F49 D0214 0390 104A	SUB	YLL (Q21)	D0271	•;
D0215 0391 064E	ADD	YU.6 ; YU/64 (Q21)	D0272 039C 2F68	FILTA LAC F1,15 ; F1/32 (Q24)
D0216 0392 5921	SACH	TEMP1,1	D0273 039D 0F07	ADD DMS,15 ; DMS (Q24)
D0217 0393 7974	AND	M32767	D0274 039E 1A07 D0275 039F 5907	SUB DMS,10 ; DMS/32 (Q24) SACH DMS,1
D0218 0394 5022	SACL	TEMP2 ; result = yl (shifted left by 6)	D0275 039F 5907	SACH DMS,1
D0219 0395 2A22	LAC	TEMP2,10 ; shift result right 6> 4.Q15	00277	***************************************
D0220 0396 5822 D0221 0397 2921	SACH LAC	TEMP2 TEMP1,9 ; YL (Q15)	D0278	*; update long term average of Fi
D0222 0398 0022	ADD	TEMP2	D0279	•;
D0223 0399 5949	SACH	YLH, I	D0280	*; $DML(k) = (1-2**-7)*DML(k-1) + 2**-7 * F1(k)$

32010 FAMILY MACRO ASSEMBLER PC2.1 84.107

```
PAGE 0033
                                                                                                                                      PAGE 0034
D0281
                                                                          D0336 03B3 2005 ADD18 LAC
                                                                                                                      : APP
                                                                                                       APP
                                                                                                                               (08)
D0282
               • ;
                     INPUT: LONG TERM AVERAGE
                                                                          D0337 03B4 054C
                                                                                                ADD
                                                                                                       ONE.5
D0283
                             RATE-OF-CHANGE FUNCTION -- FI
                                                                          D0338 03B5 5005
                                                                                                SACL
                                                                                                       APP
                                                                                                                      ; + 1/8
                                                                                                                               (08)
D0284
                • :
                                                                          D0339
                                                                                          00285
                     OUTPUT: LONG TERM AVERAGE -- DML
                                                                          00340
D0286
                                                                          00341
                                                                                          *: ADAPTIVE PREDICTOR
D0287
                     NOTATION: DML -- 14b unsigned (Q11)
                                                                          D0342
                                                                                          00288
                               FI -- 7b unsigned (04)
                                                                          D0343
D0289
                                                                          D0344
                D0290
                                                                          D0345
                                                                                    03B6
                                                                                          APRED EQU
D0291
                                                                          D0346
                             F1.15
                                                                                          D0292 03A0 2F68
               FILTR LAC
                                           : FI/128
                                                     (026)
                                                                          D0347
D0293 03A1 0F08
                      ADD
                             DML . 15
                                                                          D0348
                                                                                          *; compute coeff of 6th order predictor
                                           ; DML
                                                      (Q26)
D0294 03A2 1808
                     SUB
                             DML.8
                                           ; DML/128 (Q26)
                                                                          D0349
D0295 03A3 5908
                                                                          D0350
                                                                                          *; Bi(k) = (1-2**-8)*Bi(k-1) + 2**-7*SGN[DQ(k)]*SGN[DQ(k-i)]
                     SACH
                             DML.1
D0296
                                                                          D0351
                                                                                                for 1 = 1...6
D0297
                                                                          00352
                                                                                                and Bi is implicitly limited to +/- 2
               *: Compute mag of diff of short and long term functions of
D0298
                                                                          00353
D0299
                *: quantizer output sequence and perform threshold
                                                                          D0354
                                                                                                NOTATION:
                                                                                                               Bn -- 16b TC (Q14)
D0300
                *; comparison to compute speed control parameter--low-pass
                                                                                                               SDOn -- +2048 if sign positive
                                                                          D0355
                                                                                          ٠.
D0301
                  result.
                                                                          D0356
                                                                                          ٠.
                                                                                                                      -2048 if sign negative
D0302
                                                                          D0357
                                                                                          ٠.
                                                                                          D0303
                    APP(k) = (1-2**-4)*APP(k-1) + 2**-3, if Y < 3 or
                                                                          00358
D0304
                                           If !DMS-DML! > 2**-3 * DML
                                                                          00359
D0305
               ٠.
                    else
                                                                          D0360 03B6 6A5A
                                                                                          GETB6 LT
                                                                                                        SD06
                                                                                                               : B6 * 2**-8 TRUNCATED
D0306
                                                                          D0361 03B7 280F
                                                                                                LAC
                                                                                                       86.8
D0307
                    APP(k) = (1-2**-4)*APP(k-1)
                                                                          D0362 0388 5821
                                                                                                SACH
                                                                                                       TEMP1
D0308
                                                                          D0363 03B9 2F0F
                                                                                                LAC
                                                                                                       B6.15
                                                                                                              : 029
                                                                          D0364 03BA 1F21
                                                                                                SUB
D0309
                      INPUT: SHORT TERM AVERAGE
                                                   -- DMS
                                                                                                        TEMP1,15
D0310
                             LONG TERM AVERAGE
                                                  -- DML
                                                                          D0365 03BB 6D54
                                                                                                MPY
                                                                                                        SDO
                                                                                                               : SGN(SDO)*SGN(SDO6) * 2**-7 (Q29)
                                                                          D0366 03BC 6B59
                                                                                                        SD05
D0311
                ٠.
                             UNLIMITED SPEED CONTROL -- APP
                                                                                                LTD
D0312
                             QUANTIZER SCALE FACTOR -- Y
                                                                          D0367 03BD 590F
                                                                                                SACH
                                                                                                        B6,1
D0313
               ٠,
                                                                          D0368 03BE 280E
                                                                                          GETB5
                                                                                                LAC
                                                                                                        B5.8
                                                                                                               : B5 * 2**-B TRUNCATED
               • :
                                                                          D0369 03BF 5821
                                                                                                SACH
                                                                                                       TEMP1
                     OUTPUT: UNLIMITED SPEED CONTROL -- APP
D0314
D0315
               ٠;
                                                                          D0370 03C0 2F0F
                                                                                                LAC
                                                                                                        B5,15
                                                                                                              ; Q29
D0316
               ٠.
                     NOTATION: APP -- 10b unsigned (Q8)
                                                                          D0371 03C1 1F21
                                                                                                SUB
                                                                                                        TEMP1.15
D0317
                                Y -- 13b unsigned (09)
                                                                          D0372 03C2 6D54
                                                                                                MPY
                                                                                                        SDO
D0318
                                                                          D0373 03C3 6B58
                                                                                                LTD
                                                                                                        SDQ4
                                DMS -- 12b unsigned (09)
D0319
                ٠.
                                DML -- 14b unsigned (Q11)
                                                                          D0374 03C4 590E
                                                                                                SACH
                                                                                                       B5.1
                                                                                                              : 014
                                                                                                              : B4 * 2**-8 TRUNCATED
D0320
                                                                          D0375 03G5 280D
                                                                                          GETB4 LAC
                                                                                                       B4.8
               SACH
                                                                                                       TEMPI
D0321
                                                                          D0376 03C6 5821
D0322
                                                                          D0377 03C7 2F0D
                                                                                                LAC
                                                                                                       B4,15
                                                                                                              ; Q29
                                           ; APP
D0323 03A4 6505 FILTC ZALH
                             APP
                                                           (024)
                                                                          D0378 03C8 1F21
                                                                                                SUB
                                                                                                        TEMP1.15
D0324 03A5 1C05
                             APP.12
                                           : APP/16
                                                                          D0379 03C9 6D54
                                                                                                MPY
                                                                                                        SDQ
                     SUB
                                                           (Q24)
D0325 03A6 5805
                      SACH
                             APP
                                           : (1-2**-4)*APP
                                                           (Q8)
                                                                          D0380 03CA 6B57
                                                                                                I TD
                                                                                                        SDO3
D0326 03A7 2009
                                                                          D0381 03CB 590D
                                                                                                SACH
                                                                                                       B4.1
                                                                                                               : 014
                     LAC
                                                                                                               : B3 * 2**-8 TRUNCATED
D0327 03A8 197D
                      SUB
                             THREE.9
                                                     (Q9)
                                                                          D0382 03CC 280C
                                                                                          GETB3
                                                                                                LAC
                                                                                                       83.8
                                           ; 3
D0328 03A9 FA00
                     BLZ
                             ADD18
                                                                          D0383 03CD 5821
                                                                                                SACH
                                                                                                       TEMP!
                                                                          D0384 03CE 2F0C
                                                                                                LAC
                                                                                                       B3,15
     03AA 03B3
                                                                                                             ; Q29
                                           : DML/8
D0329 03AB 2D08
                     LAC
                             DML, 13
                                                    (Q27)
                                                                          D0385 03CF 1F21
                                                                                                SUB
                                                                                                        TEMP1.15
D0330 03AC 5823
                     SACH
                             TEMP3
                                           : DML/B
                                                    (011)
                                                                          D0386 03D0 6D54
                                                                                                MPY
                                                                                                        SDQ
D0331 03AD 2207
                      LAC
                             DMS.2
                                           ; DMS
                                                     (Q11)
                                                                          D0387 03D1 6B56
                                                                                                LTD
                                                                                                        5002
D0332 03AE 1008
                      SUB
                             DML
                                           ; DMS-DML
                                                                          D0388 03D2 590C
                                                                                                SACH
                                                                                                       B3,1
                                                                                                               ; Q14
D0333 03AF 7F88
                      ARS
                                                                          D0389 03D3 280B
                                                                                          GETB2
                                                                                               LAC
                                                                                                       82.8
                                                                                                              : B2 * 2**-8 TRUNCATED
                             TEMP3
                                                                                                SACH
D0334 0380 1023
                     SUB
                                           : :DMS-DML:-DML/8
                                                                          D0390 03D4 5821
                                                                                                        TEMP1
D0335 03B1 FA00
                     BLZ
                             APRED
                                                                          D0391 03D5 2F0B
                                                                                                LAC
                                                                                                        B2,15
                                                                                                             ; Q29
     03B2 03B6
                                                                          D0392 03D6 1F21
                                                                                                SUB
                                                                                                        TEMP1.15
```

CCITT

32010 FAMILY MACRO ASSEMBLER PC2.1 84.107

16:36:03 03-20-85

16:36:03 03-20-85

```
CCITT
          32010 FAMILY MACRO ASSEMBLER PC2.1 84.107 16:36:03 03-20-85
                                                                       CCITT
                                                                                 32010 FAMILY MACRO ASSEMBLER PC2.1 84.107 16:36:03 03-20-85
                                                                                                                                PAGE 0036
                                                        PAGE 0035
D0393 03D7 6D54
                    MPY
                           SDO
                                                                       D0446
                                                                                         A1(k) = (1-2**-8)*A1(k-1)
D0394 03D8 6B55
                    1 TD
                           SDOI
                                                                       D0447
                                                                       00448
                                                                                                          + (3*2**-8)*SGN[p(k)]*SGN[p(k-1)]
D0395 03D9 590B
                    SACH
                           B2,1
                                 ; Q14
D0396 03DA 280A GETBI LAC
                           81.8
                                  : B1 * 2**-8 TRUNCATED
                                                                       D0449
                                                                       D0450
                                                                                            NOTATION: AI -- 16b TC (Q14)
D0397 03DB 5821
                    SACH
                           TEMP1
D0398 03DC 2F0A
                    LAC
                                                                       00451
                                                                                                     PKn -- +512 \text{ if } SGN[p(k)] = 1
                           B1.15 ; Q29
00399 0300 IF21
                    SUB
                           TEMP1.15
                                                                       D0452
                                                                                                           -512 if SGN(p(k)) = -1
                    MPY
D0400 03DE 6D54
                           SDO
                                                                       D0453
                                                                                      D0401 03DF 6B54
                    LTD
                           SDQ
                                                                       D0454
00402 03E0 590A
                    SACH
                           B1,1
                                 ; Q14
                                                                       D0455
D0403
                                                                       D0456 03FA 2811 GETAI
                                                                                            LAC
                                                                                                                 ; A1*2**-8 TRUNCATED
               D0457 03FB 5822
                                                                                            SACH
                                                                                                  TEMP2
D0404
00405
              *; To update coefficients of 2nd order predictor,
                                                                       D0458 03FC 2C11
                                                                                            LAC
                                                                                                   A1,12
                                                                                                                ; Q26
                                                                       D0459 03FD 1C22
                                                                                            SUB
                                                                                                   TEMP2,12
D0406
               *; First get sign of sum of SEZ and DQ
                                                                                                   PK1
                                                                       D0460 03FE 6D50
                                                                                            MPY
                                                                                                                 : SGN[p(k-1)*SGN[p(k)]
D0407
                                                                                            APAC
00408
                    NOTATION: if SEZ+DQ >= 0 then PK0 = 512
                                                                       D0461 D3FF 7F8F
                                                                       D0462 0400 7F8F
                                                                                            APAC
                                              PK0 = -512
D0409
                             else
                                                                       D0463 0401 7F8F
                                                                                            APAC
                                                                                                                 : +3*SGN[p(k-1)*SGN[p(k)]
D0410
              00411
                                                                       D0464 0402 5C11
                                                                                            SACH
                                                                                                   A1.4
                                                                                                                 ; store as Q14
                                                                       D0465 0403 7F8E
                                                                                            PAC
00412
                                                                                                                 ; save sign
                                                                       D0466
D0413 03E1 6950 ADDC DMOV
                           PK 1
                                         : PK1==>PK2
                                                                                      D0414 03E2 694F
                    DMOV
                           PKO
                                         : PK0==>PK1
                                                                       00467
                                                                                      *; Compute A2 coeff of 2nd order predictor
D0415 03E3 2004
                    LAC
                           SEZ
                                                                       D0468
                                                                       D0469
D0416 03E4 0110
                    ADD
                           DO.1
                                                                                          \Delta 2(k) = (1-2**-7)*\Delta 2(k-1)
D0417 03E5 5821
                    SACH
                           TEMP1
                                      ; FFFF or 0000
                                                                       D0470
                                                                       D0471
                                                                                                 + (2**-7)*(SGN[p(k)]*SGN[(p(k-2)]
D0418 03E6 2A21
                    LAC
                           TEMP1.10
                                     : FC00 or 0000
                    ADD
                           ONE .9
                                      : FE00 or 0200 ! -512 or +512
                                                                       D0472
                                                                                                          - f[A1(k-1)]*SGN[p(k)]*SGN[p(k-1)]}
D0419 03E7 094C
                                                                       00473
D0420 03E8 504F
                    SACL
                           PKO
                                                                       D0474
                                                                                            NOTATION: A2
                                                                                                              -- 16b TC (014)
              SUMGTO LT
D0421 03E9 6A4F
                           PKO
                                                                                                     F(), TEMP3 -- 16b TC (Q14)
                                                                       D0475
D0422
               ٠:
                                                                       D0476
               PKn
                                                                                                             -- +512 \text{ if } SGN[p(k)] = 1
00423
                                                                       D0477
                                                                                                                -512 if SGN(p(k)) = -1
00424
               *: now calculate 1/2 * f[Al(k-1)]
                                                                       D0478
D0425
                                                                                      D0479
D0426
                      = 2*A1
                                 if |A|| <= 1/2
                                if |A1| > 1/2
                                                                       D0480
D0427
                      = SGN(A1)
                                                                       D0481 0404 FD00 GETA2 BGEZ
                                                                                                   SUBF
                                                                                                                 : if sign + --> subtract F
D0428
               0405 0409
D0429
                                                                       D0482 0406 7F89
                                                                                            7 A C
                                                                                                                 ; else negate F and subtract
D0430
              ٠.
                                                                       D0483 0407 1023
                                                                                                   TEMPS
D0431 03EA 2111 GETF
                                         : 2*A1
                                                                                            SUB
                           A1.1
                                                                       D0484 0408 5023
                                                                                            SACI
                                                                                                   TEMPS
D0432 03EB 5023
                    SACL
                           TEMP3
                                                                       00485
D0433 03EC FA00
                    BLZ
                           GETF 2
     03ED 03F4
                                                                       D0486 0409 2912 SUBF
                                                                                            LAC
                                                                                                   A2.9
                                                                                                                 : A2*2**-7 TRUNCATED
                                                                       D0487 040A 581E
D0434 03EF 1E4C GETF1
                    SUB
                           ONE - 14
                                         : is !A1! < 1/2
                                                                                            SACH
                                                                                                   SUM4
                                                                       00488 0408 6051
                                                                                            MPY
                                                                                                   PK2
                                                                                                                 ; SGN[p(k-2)]*SGN[p(k)]
D0435 03EF FA00
                    BLZ
                           GETA1
                                                                       D0489 040C 7F8E
                                                                                            PAC
     03F0 03FA
                                                                       D0490 040D 7F8F
                                                                                                                 ; 2*2**-8*above (Q26)
                                                                                            APAC
D0436 03F1 2062
                    LAC
                           K16382
                                         · approv 1
                                                                       D0491 040E 1623
                                                                                            SUB
                                                                                                   TEMP3.6
                                                                                                                 : 2*TEMP3*2**-7 (Q26)
D0437 03F2 F900
                    В
                           DONEE
                                                                       D0492 040F 5C23
                                                                                            SACH
                                                                                                   TEMP3.4
                                                                                                                 : 014
     03F3 03F9
D0438 03F4 7F88
                                                                       00493 0410 2012
                                                                                            LAC
                                                                                                   A2
              GETF2 ABS
                                                                       D0494 0411 101E
                                                                                            SUB
                                                                                                   SUM4
                                                                                                                 : leak factor
D0439 03F5 1E4C
                    SUB
                           ONF - 14
                                         : is |A1| < 1/2
                                                                       D0495 0412 0023
                                                                                            ADD
                                                                                                   TEMP3
D0440 03F6 FA00
                    BLZ
                           GE TA 1
                                                                       D0496 0413 5012
                                                                                            SACL
                                                                                                   A2
                                                                                                                 : 014
     03F7 03FA
                                                                       D0497
D0441 03F8 2063
                    LAC
                           M16382
                                         : approx -1
D0442 03F9 5023 DONEF SACL
                           TEMP3
                                                                       D0498 0414 5821
                                                                                            SACH
                                                                                                   TEMPI
                                                                                                                 : save sign to make +/- .75
                                                                       D0499
D0443
               00500
                                                                                      *; limit A2 to +/- .75 and prevent overflow
D0444
              *: Compute Al coeff of 2nd order predictor
                                                                       D0501
D0445
```

32010 FAMILY MACRO ASSEMBLER PC2.1 84.107

M15,3 ; TEMP1-8 -- exp = 0-7

D0605 046A FD00

046B 0491

BGEZ

DCTOF

16:36:03 03-20-85

CCITT

32010 FAMILY MACRO ASSEMBLER PC2.1 84.107

16:36:03 03-20-85

D0555 0432 036D D0TO7 ADD

CCITT	32010 F	AMILY	MACRO A	ASSEMBLER	PC2.	1 84.1	07	16:36		03-20-85 E 0039	CCITT		3201	O FAMIL	LY MACRO	ASSEMBLER	PC2	.18	4.107	16:36:03 PAGE	03-20-85 0040
D0606 046C 09 D0607 046D FI 046E 04	D00		ADD BGEZ	THREE,9; DATOB	TEMP	-512 -	- exp	≃ 8-1	1		D0658 D0659		FD00	DETOF	SUB BGEZ	ONE,13 EXX15	; TEMI	P1-1	6384	exp=14-15	
D0608 046F 0	84C D8		ADD		TEMP	-256 -	- exp	= 8-9			D0660			EXX14		SRMAN,8	; exp	= 14			
D0609 0470 FI			BGEZ	EXX9							D0661 D0662				SACH LAC	SRMAN SRMAN.3					
0471 0- D0610 0472 21		XA I	LAC	SRMAN,14	: exp:	8					D0663				SACL	SRMAN					
D0611 0473 5			SACH	SRMAN							D0664				LACK	14					
D0612 0474 2			LAC	SRMAN,3							D0665				SACL	SREXP					
00613 0475 5			SACL	SRMAN							D0666 D0667			EXX15	RET LAC	SRMAN, 7	. evo	=15			
D0614 0476 70 D0615 0477 50			LACK SACL	8 SREXP							D0668			EVVID	SACH	SRMAN	, 676	-15			
D0616 0478 7			RET	SKEAF							00669				LAC	SRMAN, 3					
D0617 0479 21		X9 I	LAC	SRMAN, 13	exp=	9					D0670				SACL	SRMAN					
D0618 047A 5			SACH	SRMAN							D0671				LACK	15					
D0619 047B 23			LAC SACL	SRMAN,3 SRMAN							D0672 D0673				SACL RET	SREXP					
D0620 047C 3			LACK	9							00673	0465	77 00		NC I						
D0622 047E 5			SACL	SREXP																	
D0623 047F 7			RET																		
D0624 0480 1			SUB		; TEMP	1-1024	ex	p=10-	11												
D0625 0481 FI 0482 0			BGEZ	EXXII																	
D0626 0483 20		X10 I	LAC	SRMAN, 12	exp	10															
D0627 0484 5	852	:	SACH	SRMAN																	
D0628 0485 2			LAC	SRMAN,3																	
D0629 0486 5			SACL LACK	SRMAN 10																	
00630 0487 7			SACL	SREXP																	
D0632 0489 7			RET																		
D0633 048A 2			LAC	SRMAN, 11	exp	:11															
D0634 048B 5			SACH LAC	SRMAN SRMAN,3																	
D0635 048C 2			SACL	SRMAN																	
D0637 048E 7			LACK	11																	
D0638 048F 5			SACL	SREXP																	
D0639 0490 7			RET	Tunes	75.45																
D0640 0491 11 D0641 0492 FI			SUB BGEZ	THREE, 11 DETOF	; IEM	1-8192	ex	P=12-	15												
0493 0			OGLZ	DE 101																	
D0642 0494 0			ADD		; TEMP	1-4096	ex	p=12-	13												
D0643 0495 FI			BGEZ	EXX13																	
0496 0 D0644 0497 2		X12	I AC	SRMAN, 10	. evo:	12															
00645 0498 5			SACH	SRMAN	, cap-																
D0646 0499 2	352		LAC	SRMAN, 3																	
D0647 049A 5			SACL	SRMAN																	
D0648 049B 7I			LACK SACL	12 SREXP																	
D0650 049D 7			RET	SKEAF																	
D0651 049E 2			LAC	SRMAN,9	; exp	13															
D0652 049F 5			SACH	SRMAN																	
D0653 04A0 2			LAC	SRMAN,3																	
D0654 04A1 5			SACL LACK	SRMAN 13																	
D0656 04A3 5			SACL	SREXP																	
D0657 04A4 7	FBD	- 1	RET																		

32010 FAMILY MACRO ASSEMBLER PC2.1 84.107 16:36:03 03-20-85

CCITT

32010 FAMILY MACRO ASSEMBLER PC2.1 84.107 16:36:03 03-20-85

CC I TT 3201	O FAMIL	Y MACRO	ASSEMBLER	PC2.1 84.107	16:36:03 03-2 PAGE 004		CITT		3201	O FAMILY	MACRO	ASSEMBLER	PC2.1	84.107	16:30	6:03 03- PAGE 00	
050A 050F						c	0006				COPY	INIT.ASM					
E0088 050B 2121	E5	LAC	TEMP1.1 :	exp=5			1 000			.,	******	*********	******		* * * * * * * *		****
E0089 050C 5021		SACL	TEMP1				0002					TALIZATION					
E0090 050D 7E2F		LACK	FLTSFT+5				0003			•;••••							
E0091 050E 7F8D		RET					0004			NOCONS		74					
E0092 050F 7E30	E6	LACK	FLTSFT+6	; exp=6			0005		0036	PTCONS	EQU	54					
E0093 0510 7F8D	C7700	RET	K960 :	TEMP1-1024 e	7 12			05.42	7501	RESET	DINT			Dicab	le interi	runtr	
E0094 0511 1077 E0095 0512 FD00	E / 100	BGEZ	EBTOD	1EMP1-1024 e	XD = 7-13			0543			LDPK	0			elize dat		
0513 052D		DGCZ	20100				0009			•:	20	•	,		J E	co poge	
	E7TOA	ADD	THREE.8 :	TEMP1-256 e	×p = 7-10	FC	0010	0544	7035	SETPAC	LARK	0,53					
E0097 0515 FD00		BGEZ	E9TOA					0545			LARP	0					
0516 0522								0546			ZAC		;	Zero	iram		
E0098 0517 074C	E7T08			TEMP1-128 e	xp = 7-8					ZRAMA		*,0,0					
E0099 0518 FD00		BGEZ	E8			+ (		0548 0549			BANZ	ZRAMA					
0519 051E			T5401 15			FC			0547	• .							
E0100 051A 2F21 E0101 051B 5821	E/	LAC SACH	TEMP1,15	; exp=/				054A			LACK	1					
E0102 051C 7E31		LACK	FLTSFT+7					054B			SACL	ONE					
E0103 0510 7F8D		RET						054C			LT	ONE					
E0104 051E 2E21	E8	LAC	TEMP1,14	; exp=8				054D			MPYK	CONS					
E0105 051F 5821		SACH	TEMP1					054E			PAC			ROM A			
E0106 0520 7E32		LACK	FLTSFT+8					054F			LARK	1.PTCONS		RAM A	DDR		
E0107 0521 7F8D		RET						0550			LARK	0,NOCONS-1					
E0108 0522 184C	E9TOA			TEMP1-512 e	xp = 9-10					NXCONS		1					
E0109 0523 FD00		BGEZ	E10					0552 0553			TBLR ADD	*+,0 ONE					
0524 0529	50		TEMPI 12					0554			BANZ	NXCONS					
E0110 0525 2021 E0111 0526 5821	E 9	LAC SACH	TEMP1,13	; exp=9		, ,		0555			DANZ	III					
E0111 0520 3021		LACK	FLTSFT+9			FC	0027			*:							
E0113 0528 7F8D		RET	1 2 131 113			FC	0028	0556	4021		IN	TEMP1,CTL					
	E10	LAC	TEMP1,12	; exp=10				0557			LAC	TEMP1					
E0115 052A 5821		SACH	TEMP1			FC		0558			BLZ	ALAW					
E0116 052B 7E34		LACK	FLTSFT+10					0559									
E0117 052C 7F8D		RET								MULAW	BZ	MULAWX					
E0118 0520 1A7D	EBTOD		THREE,10	; TEMP1-4	096 exp=11-13	,		055B 055C			В	MULAWR					
E0119 052E FD00		BGEZ	EDTOE					055D			ь	MULAWR					
052F 053B E0120 0530 0B4C	EBTOC	ADD	ONE II	TEMP1-2048 e	wn=11-12	FC			7974	AI AW	AND	M32767					
E0121 0531 FD00	EBIOC	BGEZ	E12	TEMP1-2040 6	AP=11-12			055F			BZ	ALAWX					
0532 0537		5522						0560	004E								
	EII	LAC	TEMP1,11	; exp=11		FO		356 I			В	ALAWR					
E0123 0534 5821		SACH	TEMP1					0562									
E0124 0535 7E35		LACK	FLTSFT+11			FO	036			•;							
E0125 0536 7F8D		RET															
E0126 0537 2A21	E12	LAC	TEMP1,10	; exp=12													
E0127 0538 5821 E0128 0539 7E36		SACH	TEMP1 FLTSFT+12														
E0129 053A 7F8D		RET	FE I SF I TIZ														
	EDTOE		ONE . 12 :	TEMP1-8192 e	×p=0												
E0131 053C FD00		BGEZ	EO														
053D 04EE																	
E0132 053E 2921	E13	LAC	TEMP1,9	; exp=13													
E0133 053F 5821		SACH	TEMPI														
E0134 0540 7E37		LACK	FLTSFT+13														
E0135 0541 7F8D		RET															

CCITT	32010 FAMIL	Y MACRO	ASSEMBLER	PC2.1 84	1.107 16:36:03 03-20-8 PAGE 0047	5 CCITT	3201	O FAM	TILY MACRO ASSEM	BLER	PC2.1 84.107	16:36:03 03-20-85 PAGE 0048
G0114 05C1	0100	DATA	256	:DOIMAN		G0151						
G0115 05C2		DATA	256	: DQ2MAN		G0152		*	RAM			
G0116 05C3		DATA	256	: DO3MAN		G0153				****	***********	
G0117 05C4	0100	DATA	256	DQ4MAN		G0154 05E5		RAML	OC BSS 0			
G0118 05C5	0100	DATA	256	; DQ5MAN		G0155 0000			DORG 0			
G0119 05C6	11E0	DATA	4576	;K4576		G0156		٠,				
G0120 05C7		DATA	16382	;K16382		G0157		٠,	RAM Location #	000		
G0121 05C8		DATA	-16382	;M16382		G0158 0000	0000		DATA 0	;	spare	
G0122 05C9		DATA	46	;K46		G0159		٠,				
G0123 05CA		DATA	49	;K49		G0160			RAM Location #			
G0124 05CB		DATA	SHFT	;SHIFT		G0161 0001	0000	I	DATA 0	;	32Kb output	
G0125 05CC		DATA	63	;K63		G0162		•;				
G0126 05CD		DATA	0	;FI		G0163			RAM Location #		0 11	
G0127 05CE		DATA	0	;WI		G0164 0002	0000		DATA 0	;	8-level version	on of I
G0128 05CF		DATA	IQTAB 544	; INQTAB		G0165		::	RAM Location #	003		
G0129 05D0		DATA	5120	;K544 :K5120		G0166 G0167 0003	0000		DATA 0		signal estimat	
G0130 05D1 G0131 05D2		DATA	15	:M15		G0168	0000	*:	DATA	•	signal escilla	ue .
G0132 05D3		DATA	-128	:KFF80		G0169		•;	RAM Location #	004		
G0132 05D4		DATA	127	:K127		G0170 0004	0000		DATA 0		partial signa	l estimate
G0134 05D5		DATA	-64	:MFFC0		G0171	0000	*;	DATA 0	•	parties signe	
G0135 05D6		DATA	4224	: BIAS*2**7	,	G0172		• :	RAM Location #	005		
G0136 05D7		DATA	4095	:M4095		G0173 0005	0000		DATA 0		unlimited spec	ed control parm
G0137 05D8		DATA	0	spare		G0174		٠.	-			
G0138 05D9		DATA	32767	;M32767		G0175		• ;	RAM Location #	006		
G0139 05DA	FF00	DATA	-256	;KFF00		G0176 0006	0000	AL	DATA 0	;	limited speed	control parm
G0140 05DB	0038	DATA	56	;K56		G0177		٠,				
G0141 05DC	03C0	DATA	960	;K960		G0178		٠,	RAM Location #	007		
G0142 05DD	004F	DATA	79	;K79		G0179 0007	0000		DATA 0	;	short term av	erage of F
G0143 05DE	005F	DATA	95	;K95		G0180		*;				
G0144 05DF		DATA	130	;K130		G0181		*;	RAM Location #			
G0145 05E0		DATA	138	;K138		G0182 0008	0000		DATA 0	;	long term ave	rage of F
G0146 05E1		DATA	2309	;K2309		G0183		• •				
G0147 05E2		DATA	3	;THREE		G0184		•;	RAM Location #			
G0148 05E3		DATA	0	;spare		G0185 0009	0000	¥.	DATA 0	;	quantizer sca	le factor
G0149 05E4	0080	DATA	128	:M0080		G0186		• ;	DAM 1 #	010		
						G0187	0000	,	RAM Location #		6th order pre	dictor coefficient
						G0188 000A G0189	0000	*:	DATA	•	oth order pred	arctor coerricient
						G0189		• !	RAM Location #	011		
						G0191 000B	0000		DATA 0		6th order pres	dictor coefficient
						G0192	0000	*;	On the	,	0 CH 0 C 0 C P C	
						G0193		• ;	RAM Location #	012		
						G0194 0000	0000	вз	DATA 0		6th order pred	dictor coefficient
						G0195		٠,				
						G0196		٠,	RAM Location #	013		
						G0197 000D	0000	B4	DATA 0	;	6th order pred	dictor coefficient
						G0 198		•;				
						G0199			RAM Location #			
						G0200 000E	0000		DATA 0	;	6th order pred	dictor coefficient
						G0201		• •				
						G0202		*:	RAM Location #			
						G0203 000F	0000		DATA 0	ŧ	6th order pred	dictor coefficient
						G0204		•;	DAM 1 #	016		
						G0205	0000		RAM Location #		quantized dif	F signal
						G0206 0010	0000	DQ •;	DATA U	,	qualitized dir	. 3, g. a l
						G0207						

CC111 320	IU FAMILI MACKO ASSEMBLEK	PAGE 0049	SZUTU FAMILT MACKU ASSEMBLEK PCZ.1 84.107	PAGE 0050
G0208、	*: RAM Location # 017		G0265 0023 0000 TEMP3 DATA 0 ; temp	
G0209 0011 0000		; coefficients of 2nd order predictor	G0266 *; G0267 *: RAM Location # 036	
G0210	*:		G0267 *; RAM Location # 036 G0268 0024 0000 TEMP4 DATA 0 : temp	
G0211 G0212 0012 0000	*; RAM Location # 018	; coefficients of 2nd order predictor	G0269 *:	
G0212 0012 0000	*:	, coerricients or znd order predictor	G0270 *; RAM Location # 037	
G0214	*; RAM Location # 019		G0271 0025 0000 SUM3 DATA 0 : temp	
G0215 0013 0000		; reconstructed signal frame k	G0272 *:	
G0216	*:	,	G0273 *: RAM Location # 038	
G0217	*; RAM Location # 020		G0274 0026 0000 SAMPLE DATA 0 ; Linear sample	
G0218 0014 0000	SRI DATA 0	; reconstructed signal frame k	G0275 *;	
G0219	•;		G0276 *; RAM Location # 039	
G0220	*; RAM Location # 021		G0277 0027 0000 SUM7 DATA 0 ; temp storage of 9	SRI*AI tap
		; exponent of DQ	G0278 *;	
G0222	*;		G0279 *; RAM Location # 040	
G0223 G0224 0016 0000	*; RAM Location # 022	; exponent of DQ1	G0280 0028 0000 SUM8 DATA 0 ; temp storage of S G0281 *:	R2*A2 tap
G0224 0016 0000	#:	; exponent or bul		
G0226	*: RAM Location # 023		G0282 *; RAM Location # 041 G0283 0029 0000 YOVER4 DATA 0 ; Y>>2	
G0227 0017 0000		: exp of DQ2	G0284 *:	
G0228	*:	, exp or equ	G0285 *; RAM Location # 042	
G0229	*: RAM Location # 024		G0286 002A 0000 DATA 0 ; first location of	E shift table
G0230 0018 0000		: exp of DO3	G0287 *:	
G0231	*;		G0288 *; RAM Location # 043	
G0232	*; RAM Location # 025		G0289 002B 0000 DATA 0	
G0233 0019 0000	DQ4EXP DATA 0	; exp of DQ4	G0290 *;	
G0234	•;		G0291 *; RAM Location # 044	
G0235	*; RAM Location # 026		G0292 002C 0000 DATA 0	
	DQ5EXP DATA 0	; exp of DQ5	G0293 *;	
G0237	• • • • • • • • • • • • • • • • • • • •		G0294 *; RAM Location # 045	
G0238	*; RAM Location # 027		G0295 002D 0000 DATA 0 G0296 *:	
	SCRACH DATA 0	; scrach variable	G0297 *; RAM Location # 046	
G0240 G0241	*; RAM Location # 028		G0298 002E 0000 DATA 0	
		; exp of SR	G0299 *:	
G0243	*:	, cap or sin	G0300 *: RAM Location # 047	
G0244	*; RAM Location # 029		G0301 002F 0000 DATA 0	
G0245 001D 0000		; exp of SRI	G0302 *;	
G0246	*;		G0303 *; RAM Location # 048	
G0247	*; RAM Location # 030		G0304 0030 0000 DATA 0	
G0248 001E 0000		; temp	G0305 *;	
G0249	•;		G0306 *; RAM Location # 049	
G0250	*; RAM Location # 031		G0307 0031 0000 DATA 0	
G0251 001F 0000		; temp	G0308 *;	
G0252	*;		G0309 *; RAM Location # 050 G0310 0032 0000 DATA 0	
G0253 G0254 0020 0000	*; RAM Location # 032 SUM6 DATA 0	: temp	G0310 0032 0000 DATA 0	
G0255	*:	; cemp	G0312 *; RAM Location # 051	
G0256	*: RAM Location # 033		G0313 0033 0000 DATA 0	
G0257 0021 0000		; temp	G0314 *;	
G0258	•;		G0315 "; RAM Location # 052	
G0259	*: RAM Location # 034		G0316 0034 0000 DATA 0	
G0260 0022		; temp	G0317 *;	
G0261 0022 0000	TEMP2 DATA 0	; temp	G0318 *; RAM Location # 053	
G0262	*;		G0319 0035 0000 DATA 0	
G0263	*; RAM Location # 035		G0320 *;	
G0264 0023	SUM2 BSS 0	; temp	G0321 *; RAM Location # 054	

32010 FAMILY MACRO ASSEMBLER PC2.1 84.107 16:36:03 03-20-85 CCITT 32010 FAMILY MACRO ASSEMBLER PC2.1 84.107 16:36:03 03-20-85

CCITT 320	10 FAMILY MACRO ASSEMBLER	PC2.1 84.107 16:36:03 03-20-85 PAGE 0051	CCITT	32010 FA	AMILY MACRO	ASSEMBLER	PC2.1 84.107	16:36:03 03-20-85 PAGE 0052
G0322 0036 0000	DATA 0		G0379 0049	0000 YLF	H DATA	0	; fast quant scale	factor (hi word)
G0323	•;		G0380	•;				
G0324	*; RAM Location # 055		G0381		RAM Locat			e
G0325 0037 0000	DATA 0		G0382 004A G0383	0000 YLI	DATA	0	; slow quant scale	ractor (10 word)
G0326 G0327	*: RAM Location # 056		G0384		RAM Locati	ion # 075		
G0327 G0328 0038 0000			G0385 004B		NUS DATA		; -1	
G0329	*;		G0386	•,				
G0330	*; RAM Location # 057		G0387		RAM Locat			
G0331 0039 0000	DATA 0		G0388 004C	0000 ONE	DATA	0	; 1	
G0332	*; *: RAM Location # 058		G0389 G0390		RAM Locati	ion # 077		
G0333 G0334 003A 0000			G0391 004D				; constant for mul	aw conversions
G0335	*:		G0392	•;				
G0336	*: RAM Location # 059		G0393		RAM Locat			_
G0337 003B 0000	DATA 0		G0394 004E	0000 YU	DATA	0	; fast quant scale	factor
G0338	*;		G0395 G0396	I :	RAM Locati	ion # 070		
G0339	*; RAM Location # 060 DATA 0		G0397 004F				; sign of p(k)	
G0340 003C 0000 G0341	*;		G0398	•;		•	, Sign or P(A)	
G0342	*: RAM Location # 061		G0399		RAM Locat			
G0343 003D 0000			G0400 0050	0000 PK	1 DATA	0	; sign of p(k-l)	
G0344	•;		G0401	• •				
G0345	*; RAM Location # 062		G0402 G0403 0051		RAM Locati		; sign of p(k-2)	
G0346 003E 0000	DATA 0		G0404	*:	DAIA	·	, 31gil 01 p(k 2)	
G0347 G0348	*: RAM Location # 063		G0405		RAM Locat	ion # 082		
G0349 003F 0000			G0406 0052		MAN DATA	0	; mantissa of SR	
G0350	•;		G0407	• ;				
G0351	*: RAM Location # 064		G0408 G0409 0053		RAM Locat		; mantissa of SRI	
G0352 0040 0000	DATA 0		G0409 0053	0000 SR	IMAN DATA	U	; mantissa or Ski	
G0353 G0354	*; RAM Location # 065		G0411		RAM Locat	ion # 084		
G0355 0041 0000			G0412 0054				; sign DQ(k)	
G0356	•;		G0413	•;				
G0357	*; RAM Location # 066		G0414		RAM Locat			
G0358 0042 0000	DATA 0		G0415 0055 G0416	0000 500	JI DATA	U	; sign DQ(k-1)	
G0359	*;		G0417		RAM Locat	ion # 086		
G0360 G0361 0043 0000	*; RAM Location # 067 DATA 0		G0418 0056				; sign DQ(k-2)	
G0362	*:		G0419	•;				
G0363	: RAM Location # 068		G0420		RAM Locat			
G0364 0044 0000	DATA 0		G0421 0057		Q3 DATA	0	; sign DQ(k-3)	
G0365	*;		G0422 G0423	::	RAM Locat	ion # 088		
G0366 G0367 0045 0000	*; RAM Location # 069 DATA 0		G0424 0058				; sign DQ(k-4)	
G0368	•:		G0425	•,				
G0369	*; RAM Location # 070		G0426		RAM Locat			
G0370 0046 0000	DATA 0 ;	last loc of table (42-70)	G0427 0059	0000 SDC	Q5 DATA	0	; sign DQ(k-5)	
G0371	*;		G0428 G0429	•	RAM Locat	# 000		
G0372	*; RAM Location # 071		G0429 G0430 005A		06 DATA		; sign DQ(k-6)	
G0373 0047 0000 G0374	M255 DATA 0		G0430 003A	*:	40 DATA	•	, 3.g., 54(k 0)	
G0374 G0375	*; RAM Location # 072		G0432		RAM Locat	ion # 091		
G0376 0048 0000		sign bit	G0433 005B	0000 DQ			; mantissa of DQ	
G0377	*;	•	G0434	• •				
G0378	*; RAM Location # 073		G0435	•;	RAM Locati	ion # 092		

17.
32-kbit/s
ADPCM
with
the
TMS32010

C0436 00EC 0000	DOLMAN DATA O	G0493 006F 0000 M127 DATA 0 ; 127
G0436 005C 0000 G0437	DQIMAN DATA 0 ; mantissa of DQI *:	G0493 006 0000 H127 DATA 0 , 127
G0438	*; RAM Location # 093	G0495 ": RAM Location # 112
	DQ2MAN DATA 0 ; mantissa of DQ2	G0496 0070 0000 MFFCO DATA 0 ; -64
G0440	••	G0497 *;
G0441	*; RAM Location # 094	GO498 *; RAM Location # 113
G0442 005E 0000		G0499 0071 0000 BIASA DATA 0 ; 33*128
G0443	*;	G0500 *;
G0444	*: RAM Location # 095	G0501 *; RAM Location # 114
G0445 005F 0000		G0502 0072 0000 M4095 DATA 0 ; 4095
G0446 G0447	*;	G0503 *; G0504 *; RAM Location # 115
G0448 0060 0000	*; RAM Location # 096 DQ5MAN DATA 0 ; mantissa of DQ5	G0505 0073 0000 DATA 0 ; spare
G0449	*;	G0506 *:
G0450	*; RAM Location # 097	G0507 *: RAM Location # 116
G0451 0061 0000		G0508 0074 0000 M32767 DATA 0 ; 32767
G0452	*:	G0509 *;
G0453	*; RAM Location # 098	G0510 *; RAM Location # 117
G0454 0062 0000	K16382 DATA 0 ; +16382	G0511 0075 0000 KFF00 DATA 0 ; >FF00
G0455	*;	G0512 *;
G0456	*; RAM Location # 099	G0513 *; RAM Location # 118
	M16382 DATA 0 ; -16382	G0514 0076 0000 K56 DATA 0 ; 56
G0458	*;	G0515 *;
G0459	*; RAM Location # 100	G0516 *; RAM Location # 119
G0460 0064 0000		G0517 0077 0000 K960 DATA 0 ; 960 G0518 *;
G0461	*;	G0519 *; RAM Location # 120
G0462 G0463 0065 0000	*; RAM Location # 101 K49 DATA 0 : 49	G0520 0078 0000 K79 DATA 0 ; constants used for quantizing table
G0464	K49 DATA 0 ; 49	G0521 *:
G0465	*; RAM Location # 102	G0522 *: RAM Location # 121
	SHIFT DATA 0 ; SHIFT table address	G0523 0079 0000 K95 DATA 0 ; constants used for quantizing table
G0467	*:	G0524 •:
G0468	*; RAM Location # 103	G0525 *; RAM Location # 122
G0469 0067 0000	K63 DATA 0 ; 63	G0526 007A 0000 K130 DATA 0 ; constants used for quantizing table
G0470	•;	G0527 *;
G0471	*; RAM Location # 104	G0528 *; RAM Location # 123
	FI DATA 0 ; FI value	G0529 007B 0000 K138 DATA 0 ; constants used for quantizing table
G0473	*:	G0530 *;
G0474	*; RAM Location # 105	G0531 *; RAM Location # 124
G0475 0069 0000		G0532 007C 0000 K2309 DATA 0 ; constants used for quantizing table G0533 •:
G0476	*;	G0533 *; G0534 *; RAM Location # 125
G0477	*; RAM Location # 106	G0535 007D 0000 THREE DATA 0 : 3
G0479	INQTAB DATA 0 ; Inverse quan table address *:	G0536 *:
G0480	*; RAM Location # 107	G0537 *; RAM Location # 126
	K544 DATA 0 : 544	G0538 007E 0000 DATA 0 ; spare
G0482	*:	G0539 •;
G0483	*; RAM Location # 108	G0540 *; RAM Location # 127
G0484 006C 0000	K5120 DATA 0 ; 5120	G0541 007F 0000 M0080 DATA 0 ; alaw mask
G0485	*;	G0542 *;
G0486	*; RAM Location # 109	NO ERRORS, NO WARNINGS
G0487 006D 0000	M15 DATA 0 ; 15	
G0488	*;	
G0489	*; RAM Location # 110	
G0490 006E 0000	KFF80 DATA 0 ; >FF80	
G0491		
G0492	*: RAM Location # 111	

CCITT LABEL		DIO FAMIL DEFN	Y MACR REFER		MBLER	PC2.	84.10	7			3-20-85 0055	CC I T T LABEL		10 FAMIL	Y MACR		1BLER	PC2.1	84.107	16:36	9:03 03 PAGE 0	
Al	0011	G0209	B0252	B0270	D0431	D0456	D0458	D0464	D0515	D052	3	C16T07	034A	C0207	C0200							
AILIM	0426	D0520										CLNUP	OOEA	A0342	A0330							
A2 ADC	0012 0001	G0212 A0031		B0245 A0126	D0486	D0493	D0496	00508	D0513			CLNUPA CMPRSA	0176	A0496	A0484							
ADD18	03B3	D0336	D0328									CMPRSA CMPRSU	010B 007F	A0405 A0251								
ADDA	035C	00085	00320									CONS	059B	G0075	F0019							
ADDC	03E1	D0413										CTL	0000	A0034	F0028							
ADDONE	01A8	A0566	A0562									D0TO1	0438	D0559								
ADDSGN	036C	D0104		00007								D0TO3	0435	D0557								
AL ALAW	0006 055E	G0176 F0033	F0030	B0327	80361							D0T07 D2T03	0432 043D	D0555 D0564	00558							
ALAWR	0184	A0511		F0035								D4T05	043D	D0564	00556							
ALAWX	004E	A0172		F0034								D4T07	044A	D0576	D0556							
ALOG	035E	00090										D6T07	045A	D0590	D0577							
ANOMLE	019F	A0559	A0557									D8T09	046F	D0608								
ANOMLY APP	01AF 0005	A0572 G0173	A0564		00000	00224	D0325	00226	00220			DBTOB	046C	00606								
APRED	03B6	D0345	D0335	60325	00323	00324	00325	00336	00336			D8TOF DAC	0469 0001	D0604 A0032	D0554	A0510						
AQUAN	02AA	C0024	A0099	A0168	A0351	A0504						DATOB	0480	D0624	00607							
Bi	000A	G0188	B0167	B0183	D0396	D0398	D0402				2 A0310 4 A0474	DCTOD	0494	D0642								
B2	000B	G0191	B0144	B0160	00389	D0391	D0395					DCTOF	0491	D0640	D0605							
B3	000C	G0194	B0121	B0137	D0382	D0384	D0388					DETOF	04A5	D0658	D0641							
B4 B5	000D 3000	G0197 G0200	B0098	B0114	00375	00377	D0381					DML DMS	8000	G0182				D0329	D0332			
B6	000F	G0203	80053	80068	00361	00370	D03/4					DO32KA	0007 0106	G0179 A0376	A0369	D0274	00275	00331				
BIAS	004D	G0391	A0082	A0089	A0253	A0264	A0272	A0282	A0290	A030	2 A0310	DO32KU	007A	A0222	A0215							
					A0346	A0426	A0436	A0444	A0456	A046	4 A0474		041C	D0508								
			A0488									DONEF	03F9	D0442	D0437							
BIASA	0071	G0499 C0075	A0180	A0184	A0188	A0192	A0196	A0200	A0204			DQ DQ1EXP	0010	G0206			D0111	D0416	D0548			
C0TO1 C0TO3	0288 0285	C0075										DQTEXP	0016 005C	G0224 G0436	B0146 B0150	B0147						
C0TO7	02B2	C0071										DO2FXP	0017	G0227		B0124						
C2T03	02C3	C0083	C0074									DQ2EXP DQ2MAN	005D	G0439	B0127							
C4T05	02D1	C0093										DO3EXP	0018	G0230		B0101						
C4T07	02CE	C0091	C0072									DOSMAN	005E	G0442	B0104							
C6T07 C8T011	02DC 02EA	C0101 C0111	C0092									DQ4EXP DQ4MAN	0019 005F	G0233 G0445	B0077 B0081	B0078						
C8T014	02E7	C0111	C0070									DQ5EXP	001A	G0236	B0055							
C8T09	02ED	C0113	000,0									DQ5MAN	0060	G0448	B0058							
CATOB	02FC	C0125	C0112									DQEXP	0015	G0221	B0169	B0170	00091	D0095				
CCITT	0002	A0033	A0101	A0170	A0210	A0364						DQMAN	005B	G0433		D0094	D0101	D0126	D0127 D0	1128 DO13	30	
CCTOD	030E	C0139 C0137	C0110									E0 E0TO1	04EE 04EB	E0062 E0060	E0131							
CHKI	01C4	B0068	E0007									EOTO3	04EB	E0058								
CHKII	025F	B0245	E0031									E0T07	04E5	E0056								
CHK2	OIDE	B0091	E0011									Εl	04F2	E0066	E0061							
CHK21	0279	B0268	E0035									EIO	0529	E0114	E0109							
CHK3	01F8	B0114	E0015									Ell	0533	E0122								
CHK4 CHK5	0212 022C	B0137 B0160	E0019 E0023									E12 E13	0537 053E	E0126 E0132	E0121							
CHK6	0246	B0183	E0027									E2	04F9	E0072								
CHKHI	0386	D0186	00183									E2T03	04F6	E0070	E0059							
CIOTOI	032C	C0187										E3	04FD	E0076	E0071							
CIOTOS	0329	C0185	COLEC									E4	0504	E0082	F00F7							
C12TO3 C14TO7	0335 033E	C0193 C0199	C0186 C0184									E4T06 E5	0501 050B	E0080 E0088	E0057							
C15T06	0341	C0201	22104									E5T06		E0086	E0081							

٠.	
٠,	
-	
~	
~	
_	
->	
S	
_	
-	
~	
- 7	
~	
<.	
>	
- 5	
_	
- >-	
_	
_	
- 5	
_	
-	
0	
_	
-	
_	
7.0	
•	
u	
2	
č	
_	
$\overline{}$	

CCITT LABEL			MACRO ASSEMBLER REFERENCES	PC2.1 84.107	16:36:03 03-20-85 PAGE 0057	CCITT LABEL	320 VALUE	10 FAMIL DEFN	Y MACRO ASSEMBLER REFERENCES	PC2.1	84.107	16:36:03 03-20-85 PAGE 0058
E6 E7		092 100	E0087			FLTSR	042A 03FA	D0548 D0456	D0519 D0435 D0440			
E7T08		098				GETA1 GETA2	0404	D0436	D0433 D0440			
E7TOA		096				GE TB I	03DA	D0396				
E7TOD		094	E0055			GETB2	0303	D0389				
E8	051E E0	104	E0099			GETB3	03CC	D0382				
E9		110				GETB4	03C5	D0375				
E9TOA		108	E0097			GETB5	03BE	D0368				
EBTOC EBTOD		120				GETB6 GETEXP	03B6 02AF	D0360 C0069				
EDTOE			E0095 E0119			GETEXP	03EA	D0431				
EIGHT		328	A0541			GETF1	03EE	D0434				
EXP0		077				GETF2	03F4	D0438	D0433			
EXPI	02BF C00	080	C0076			GE T I	0018	A0098				
EXP10		127				GETIM	0351	C0212	C0190 C0192 C0196	C0198	C0204 C0206	C0210
EXPII		132	C0126			GETMAN	0321	C0155				C0105 C0108 C0119
EXP12		141				GETSE	024E	B0230	C0124 C0131 C0136	C0145	C0150 .	
EXP13 EXP14	0317 C0: 031D C0		C0140 C0138			GE I SE	0001	G0161	A0100 A0101 A0169	A0170	A0210 A0212	2 A0364 A0366 A0544
EXP2		085	C0136				0001	00101	00106		MOLIO MOLI.	
EXP3		088	C0084			IDEQIM	01B1	A0574	A0547			
EXP4		095				IDGTIM	01A0	A0560	A0546			
EXP5	02D8 C00	098	C0094			IDLTIM	0191	A0548				
EXP6		103				IEQ0	032F	C0189				
EXP7		106	C0102			IEQ1	0332	C0191 C0195	C0188			
EXP8 EXP9		115 120	C0114			1EQ2 1EQ3	0338 0338	C0195	C0194			
EXPNDA		146	C0114			IEQ4	0344	C0203	20134			
EXPNDU		076				1EQ5	0347	C0205	C0202			
EXX01		560				IEQ6	034D	C0209				
EXX10		626				IEQ7	0350	C0211	C0208			
EXX11		633	D0625			IM	0002	G0164	A0213 A0216 A0218 D0046	A0367	A0370 A037	2 00212 00045
EXX12		644	00443			INQTAB INTRPT	006A 0002	G0478 A0050	A0050			
EXX13 EXX14	049E D06	660	D0643			IQTAB	0583	G0042	G0128			
EXX15		667	D0659			ITABI	07F9	C0175	33.23			
EXX2		566				ITAB2	087B	C0176				
EXX3	0445 D05	571	D0565			ITAB3	08CA	C0177				
EXX4		580				ITAB4	0905	C0178				
EXX5			D0579			ITAB5	0936 0964	C0179 C0180				
EXX6 EXX7	045D D05	592	D0591			ITAB6 ITAB7	0995	C0181				
EXX8	0472 DO		00391			K130	007A	G0526	C0187			
EXX9		617	D0609			K:38	007B	G0529	C0185			
FI			D0051 D0272 D0292			K16382	0062	G0454	D0436			
FILTA		272				K2309	007C	G0532	C0183			
FILTB		292				K32768	0048	G0376		80116	B0139 B016	2 B0185 B0247 B0271
FILTC		323 175				K4576 K46	0061 0064	G0451 G0460	D0186 C0201			
FILTD FILTE		209	D0187			K49	0065	G0463	C0207			
FINI		338	A0268 A0276 A0286	A0294 A0306 A031	4 40324	K5120	006C	G0484	D0188			
FINISH		492	A0422 A0430 A0440			K544	006B	G0481	D0182 D0184			
FITABL	0593 G00	062				K56	0076	G0514	E0056			
FLOAT		050	B0054 B0076 B0099	B0122 B0145 B016	8 B0231 B0253	K63	0067	G0469	A0327 A0481			
FLTDQ			00108	50070 50004 5000	0 50002 50102 50:00	K79 K95	0078 0079	G0520 G0523	C0193 C0199			
FLTSFT	UUZA EUL	047	E0112 E0116 E0124		90 E0092 E0102 E0106	K960	0077	G0517	D0604 E0094			
			202 20.110 20124	20.20 20134								

CCITT	320 VALUE	110 FAMII DEFN	Y MACRO ASSEMBLER PO REFERENCES	2.1 84.107	16:36:03 03-20-85 PAGE 0059	CCITT LABEL	320 VALUE	010 FAMIL DEFN	Y MACRO		ER PC	2.1 84.1	07 16:	36:03 PAGE	03-20-85 0060	
KFF00 KFF80 LIMA	0075 006E 028E	G0511 G0490 B0320	A0077 B0062 B0085 B0108 B01	31 80154 80177	B0239 B0262	PTCONS QDONE QUAN	0036 0354 0326	F0005 C0215 C0183	F0021							
LIMB	0380	00182				RAMLOC	05E5	G0154								
LIMC	0415	D0502				RCVA RCVMU	00FD 0071	A0364 A0210	A0511 A0358							
L1MD M0080	041D 007F	D0512 G0541	D0504 A0508			RESET	0542	F0007	A0043							
M127	006F	G0493	A0549 A0558 A0563 A05			ROMLOC	0563	G0005								
M15	006D	G0487	A0217 A0261 A0269 A02 A0371 A0415 A0423 A04			RS1 RS11	04B6 04D4	E0004 E0028	B0066 B0243							
			C0071 C0109 C0214 D05		AU461 AU471 AU485	RS2	0488	E0008	B0089							
M16382	0063	G0457	D0441			RS21	04D9	E0032	B0266							
M255 M32767	0047 0074	G0373 G0508	A0343 A0355 A0497 A0079 A0149 D0217 D02	24 50005 50000	E0013 E0017 E0031	RS3 RS4	04C0 04C5	E0012 E0016	B0112 B0135							
M32/6/	0074	00500	E0025 E0029 E0033 F00		E0013 E0017 E0021	RS5	04CA	E0020	B0158							
M4095	0072	G0502	A0081 A0151 B0365 D00			RS6	04CF	E0024	B0181					265 402	72 40202	
MAXNEG MAXPOS	01AD	A0570	A0567 A0551			SAMPLE	0026	G0274	A0090	A0091 A0	311 A01	58 AU159 21 A0328	A0162 A0	265 AUZ 345 AO3	49 A0419	
MEFCO	0199 0070	A0554 G0496	B0326						A0427	A0437 A0	445 A04	57 A0465	A0475 A0	482 A04	89 A0499	
MINUS	004B	G0385	D0112						A0502	C0024						
MIX	0297	B0353	80324			SATCH SATCHA	00DA 0166	A0327 A0481								
MULAW MULAWR	055A 00F9	F0031 A0358	A0359 F0032			SBASE	0024	A0106	A0086							
MULAWX	0020	A0103	A0104 F0031			SBASEA	0052	A0175	A0155							
NEG I	0109	B0072				SCAL 0A SCAL 1A	0118 0121	A0415 A0423	A0414							
NEG11 NEG2	0264 01E3	B0249 B0095				SCAL 2A	012D	A0433	70414							
NEG21	027F	B0273				SCAL 3A	0136	A0441	A0432							
NEG3	OIFD	B0118				SCAL 4A SCAL 5A	0145 014E	A0453 A0461	A0452							
NEG4 NEG5	0217 0231	B0141 B0164				SCAL 6A	015A	A0471	A0432							
NEG6	024B	B0187				SCAL 7A	0163	A0479	A0470							
NOCONS	004A	F0004	F0022			SCALEO SCALE 1	008C 0095	A0261 A0269	A0260							
NONNEG NORMAL	02A5 00DF	B0366 A0331	B0364 A0326			SCALE2	00A1	A0279	A0200							
NORMLA	016B	A0485	A0480			SCALE3	AAOO	A0287	A0278							
NXCONS	0551	F0023	F0026	50 10277 10207	4031E 4033E 4036B	SCALE4 SCALE5	00B9 00C2	A0299 A0307	A0298							
ONE	004C	G0388	A0176 A0214 A0255 A02 A0409 A0413 A0418 A04			SCALE6	OOCE	A0317	AULJO							
			A0556 A0561 A0568 B03	20 B0323 C0069	C0075 C0083 C0093	SCALE7	0007	A0325	A0316							
			C0101 C0113 C0125 C01			SCL021 SCL023	0089 0086	A0259 A0257								
			D0564 D0578 D0590 D06			SCL OT 1	0115	A0413								
			E0070 E0080 E0086 E00			SCL0T3	0112	A0411								
PK0	004F	G0397	F0025 D0414 D0420 D0421			SCL223 SCL2T3	009E 012A	A0277 A0431	A0258 A0412							
PK1	0050	G0400	D0414 D0420 D0421			SCL 425	00B6	A0297	70412							
PK2	0051	G0403	D0488			SCL 427	00B3	A0295	A0256							
POS1 POS11	01CC 0267	B0075	B0071 B0248			SCL4T5 SCL4T7	0142 013F	A0451 A0449	A0410							
P0511	01E6	B0252 B0098	B0094			SCL627	OOCB	A0315	A0296							
P0521	0282	B0276	B0272			SCL6T7	0157	A0469	A0450							
POS3 POS4	0200	B0121 B0144	B0117 B0140													
P054	021A 0234	B0144	B0140													
P056	024E	B0190	80186													
PRDICT	0355	D0045	A0102 A0171 A0223 A03	377												

CC1TT LABEL	32010 FA VALUE DEF	MILY MACRO ASSEMBLER N REFERENCES			CCITT LABEL	3201 VALUE	DEFN I	MACRO REFEREN		BLER	PC2.1	84.107	16	36:03 PA	3 03- AGE 00	
SCRACH	001B G023	A0118 A0120 A0126 A0191 A0195 A0199 A0271 A0274 A0280 A0301 A0304 A0308 A0333 A0336 A0338 A0417 A0420 A0424 A0443 A0446 A0454	A0106 A0108 A0110 A0112 A0146 A0152 A0175 A0179 A0203 A0254 A0265 A0263 A0281 A0288 A0288 A0289 A0399 A0312 A0318 A0319 A0312 A0348 A0356 A0357 A0425 A0428 A0434 A0435 A0457 A0457 A0458 A0465 A0458 A0469 A0457 A0457 A0458 A0469 A0457 A0554	A0183 A0187 A0266 A0270 A0292 A0300 A0322 A0332 A0408 A0416 A0438 A0442 A0466 A0472	TEMPI	0021		A0495 A B0106 B B0175 B B0360 B C0104 C C0129 C C0148 C D0210 D	A0542 / B0109   B0178   B0362   C0107   C0130   C0149   C0211   C0383	A0545 B0110 B0179 C0068 C0116 C0133 C0152 D0216	B0060 B0129 B0237 C0078 C0117 C0134 C0153 D0221 D0390	A0160 A B0063 B B0132 B B0240 B C0081 C C0118 C C0135 C C0154 C D0362 D D0392 D	0064 B 0133 B 0241 B 0086 C 0121 C 0142 C 0156 C 0364 D 0397 D	30083 E 30152 E 30260 E 30089 C 30122 C 30143 C 30157 E 30369 E	30086 30155 30263 30096 30123 30144 30047 30371	B0087 B0156 B0264 C0099 C0128 C0147 D0085 D0376 D0418
SDQ SDQ1 SDQ2 SDQ3 SDQ4	0054 G041 0055 G041 0056 G041 0057 G042 0058 G042	5 B0184 D0394 B B0161 D0387 1 B0138 D0380	D0372 D0379 D0386 D0393	D0400 D0401				E0060 I	0063 0088	E0066	E0067 E0100	D0518 D E0072 E E0101 E E0126 E	0073 E	0076 E	E0077 E0110	E0082 E0111
SDQ5 SDQ6	0058 G042 0059 G042 005A G043	7 B0092 D0366			TEMP2	0022	G0261		A0087	A0150	A0156	D0218 C	0219 0	)0220 [	D0222	D0457
SE SETPAC	0003 G016	7 B0301 B0302 B0303	C0025 D0549	-	TEMP3	0023	G0265	B0354				B0366 D				
SEZ SHFT	0004 G017 0563 G000	0 B0298 D0415		•	TEMP4	0024	G0268		A0342	A0347	A0348	A0405 A				
SHIFT SIGDIF SR	0066 G046 01B3 B005 0013 G021	6 D0096 3 A0098 A0167 A0222 5 A0247 A0401 B0268			THREE			B0174 D0505	B0236 D0557	B0259	C0073	B0059 E C0091 C D0640 E	0111 0	00137	D0327	
SRI SRIEXP SRIMAN SREXP	0014 G021 001D G024 0053 G040 001C G024	5 B0232 9 B0235	D0569 D0574 D0583 D0588		WI WTABLE XMTA XMTMU	058B 0034	G0052 A0126	D0049 A0172 A0103	DU177							
SRMAN	0052 G040	D0615 D0622 D0631 80258 D0552 D0559 D0581 D0585 D0586 D0610 D0611 D0612 D0627 D0628 D0629	D0638 D0649 D0656 D0665 D0562 D0562 D0566 D0567 D0571 D0592 D0593 D0597 D0598 D0613 D0617 D0618 D0619 D0633 D0634 D0635 D0636 D0652 D0653 D0654 D0660	D0672 D0572 D0580 D0599 D0600 D0620 D0626 D0644 D0645	Y YLH YLL YOVER4 YU ZRAMA	0009 0049 004A 0029 004E	G0185 G0379 G0382 G0283 G0394	B0367 B0355 B0353 B0369 B0358 F0014	D0209 D0212 C0166	D0213 D0214 D0086	D0223 D0225	D0326				
STRLIM SUBF SUBONE SUBTB	038A D018 0409 D048 019B A055 0324 C016	9 D0185 6 D0481 6 A0550														
SUM1 SUM2 SUM3 SUM4 SUM5 SUM6 SUM7 SUM6 SUM7 SUMB SUMGTO SYNC	0022 G026 0023 G022 0025 G027 001E G022 001F G025 0020 G022 0027 G027 0028 G028 003E9 D044 0188 A054	0 B0056 B0057 B0067 B0079 B0080 B0090 1 B0102 B0103 B0113 B B0125 B0126 B0136 B0148 B0149 B0154 4 B0171 B0172 B0182 7 B0233 B0234 B0244 B0256 B0257 B0267	B0073 B0074 B0297 E0006 B0096 B0097 B0296 E0010 B0119 B0120 B0295 E0014 B0142 B0143 B0294 D0487 B0165 B0166 B0293 E0022 B0188 B0189 B0292 E0026 B0250 B0251 B0299 E0030 B0274 B0275 B0300 E0034	D0494 E0018												


### 18. A Real Time Speech Subband Coder Using the TMS32010

T. Barnwell, R. Schafer, R. Mersereau, and D. Smith Atlanta Signal Processors Incorporated

Article reprinted with permission from IEEE Southcon 1984, copyright Electronic Convention Incorporated, 1984.

#### PREFACE

A full-duplex 16-kbit/s subband coder can be implemented using a single TMS32010 (without external program memory) with a 1K-word off-chip RAM data buffer. The compression algorithm achieves toll-quality speech with a DRT (Diagnostic Rhyme Test) score of 94 percent. Because of the compactness of the subband coding, it only requires 80 percent of the TMS32010 CPU utilization, thus allowing the processor to perform other tasks in addition to speech coding. A simplified block diagram of the coder is shown in the following figure:



Simplified Block Diagram of the 16-kbit/s Subband Coder

The subband coder can be used in many applications, such as telecommunications and computers. In a transcoder design for digital telephony, the subband coder is valuable because of the following features: relative insensitivity to transmission errors, small bandwidth requirement, toll-quality speech, and simple, economical hardware configuration. In a voice-mail system, speech data rate directly corresponds to the storage required in the memory. The 16-kbit/s subband coder provides an efficient tradeoff between speech quality and data rate. In addition, the use of a single TMS32010 coder allows a cost-effective system implementation.

The following reprinted article details the theory and realization of the subband coder. The TMS32010 source code and documentation of the 16-kbit/s coder is available for licensing from Atlanta Signal Processors Incorporated. For more information, contact:

Atlanta Signal Processors Incorporated 770 Spring Street, Suite 208 Atlanta, Georgia 30308 (404) 892-7265

#### INTRODUCTION

Over the past several years, the Subband Coder has taken its place as one of the highest quality and most cost effective approaches to the coding of speech at medium bit rates. Table I illustrates the relationship of the subband coder to a number of other popular approaches to speech coding. Fundamentally, of course, any coding operation must distort the coded signal in some way. The goal of a good coding technique is to constrain the distortion so as to have minimum impact on the overall system performance. In most speech communications systems and voice response systems, this translates into minimizing the perceived differences between the coded and uncoded speech signals.

Modern speech coding systems typically use three classes of features in order to minimize the perceived coding distortion: the characteristics of the auditory system; the characteristics of the vocal tract; and the characteristics of language and individual talkers. Of these, only the first two can be effectively used in medium bit rate systems such as subband coders. Typically, three separate characteristics of the auditory system can be used to advantage. These are (1) the aural noise masking effect, (2) the frequency variant sensitivity of auditory perception (critical bands), and (3) the relative phase insensitivity of the ear (within critical bands). Likewise, a vocal tract model can either be used in a long term statistical sense, or in a short-time stationary timevarying model. If the short-time stationary model is used, then it, in turn, may be applied in three ways: (1) by using syllabic energy variations; (2) by using an explicit slowly time-varying vocal tract model; or (3) by using the pseudoperiodicity (pitch) in voiced sounds.

The simplest common speech coding technique, linear Pulse Code Modulation (PCM), makes essentially no assumptions (except as to dynamic range) about the characteristics of the signal being coded or the eventual use of the coded signal. As a result, linear PCM systems require the greatest bit rate to generate toll quality speech. Such systems have the advantage, however, that since they show no preference toward any particular class of signals, they may be used to code signals which are neither spoken nor heard (such as data signals). Companded Pulse Code Modulation systems, such as the 64 Kbps mu-law companded system used in telephone switching networks, make direct use of the ear's noise masking characteristics in its most basic form. In the resulting systems, the noise is correlated with the signal, which is good, but noise also spreads throughout the frequency range with no regard to the presence of signal energy, which is bad. Companded PCM systems are extremely simple and inexpensive to implement, but the rate at which they must operate to achieve toll quality speech is still relatively high.

Systems such as Differential Pulse Code Modulation (DPCM) and Delta Modulation (DM) make direct use of a

long-term stationary statistical model for speech production. Adaptive Differential Pulse Code Modulation (ADPCM) and Adaptive Delta Modulation (ADM) also make use of the slowly varying nature of the short-time energy, causing the noise to be heavily correlated with the speech signal, and causing a dramatic drop in the idle channel noise. Various forms of both the Adaptive Transform Coder (ATC) and the Adaptive Predictive Coder (sometimes called the residual excited vocoder) make use of all of the auditory and vocal tract features, and such systems are capable of generating excellent quality speech at medium to low bit rates. However, such systems are also generally both very complex and quite sensitive to both background noise and transmission errors. Pitch-excited vocoders in general, and LPC vocoders in particular, are capable of operating at low to very low bit rates, but they generally can never achieve toll quality and do not perform well on either noisy speech or non-speech signals.

With this perspective, it is easy to see the advantages and disadvantages of the subband coder as compared to other speech coding systems. Since the subband coder uses only the characteristics of the auditory system in reducing the perceived distortion, it is capable of coding both speech and non-speech signals with good perceived fidelity. Similarly, subband coders can handle multiple simultaneous voices with no increase in degradation. In addition, since subband coders do not include the use of a time-varying vocal tract model, they are far less complex and far less sensitive to transmission bit errors than APC, ATC, or pitch-excited vocoders. This makes the subband coder a very good choice for real communications and telephony systems where the background noise is not controlled and where high transmission error rates might occasionally be expected. Likewise, the low complexity of subband coder realizations make them well matched to implementations on such signal processing micro-computers as the Texas Instruments TMS320 and the NEC 7720. The obvious applications for subband coders for speech include mobile radio, mobile telephony, and voice switching networks.

#### SUBBAND CODER THEORY

The concept of subband coding for speech was first introduced by Crochiere et al. [1-2]. In a subband coding system, the speech signal is divided into bands by a filter bank (Fig. 1), and then the outputs of the individual bands are first decimated, typically at their nominal Nyquist rate, and then coded for transmission. At the receiver, the coded signals from the individual bands are first decoded, and then padded with zeros and passed through a set of interpolation filters before being summed to form an estimate of the input signal. Such systems can be thought of as exhibiting two classes of distortion: analysis-reconstruction distortion, which is defined as the distortion which would be present if the

subband signals were not coded; and coding distortion, which is the distortion due directly to the coding operations themselves. The analysis-reconstruction system alone can exhibit three separate types of distortion: interband aliasing distortion; frequency domain magnitude distortion (which will be called "frequency distortion"); and phase distortion. In the original subband coding systems, infinite impulse response (IIR) filters were used, and the resulting coding systems exhibited all four types of distortion: interband aliasing; frequency distortion; phase distortion; and coding distortion. In later work, Esteban et al. [3] introduced the concept of quadrature mirror filters, which can be used to realize two-band analysis-reconstruction systems which exhibit no interband aliasing. Further, Esteban showed that if equal length linear phase filters are used for the band splitting, then the overall analysis-reconstruction transfer function is a linear phase. Hence, quadrature mirror filters allow for analysis-reconstruction systems which exhibit only frequency distortion.

Based on these results, Esteban et al. [4] and Crochiere et al. [5-6] developed subband speech coding systems based on octave band tree structures of quadrature mirror filters. The octave band structure has the advantage that it can simultaneously approximate the critical band structure of the ear while also utilizing quadrature mirror filters. Such systems exhibit an overall system response which is linear phase, and as such they can be used to code data signals as well as speech signals. The filters used by Crochiere et al. [5] were designed by Johnston [7] using an iterative approach which sought to minimize the frequency distortion in the analysis-reconstruction system. Another characteristic of these later subband coders is that the band-splitting filters were realized using a two-band polyphase filter bank [8] to improve the computational efficiency. In very recent work, Smith and Barnwell [9-10] have presented a technique for designing tree-structured analysis-reconstruction filter banks which allow for exact reconstruction. Such systems, which allow for the design of filter banks of arbitrary quality, are very attractive since they exhibit only coding distortions. However, they sometimes require slightly more computation since they cannot always use the polyphase structure directly in implementing the filter banks.

The octave band subband coders used in speech coding applications are typically formed as a tree structure of analysis-reconstruction pairs based on quadrature mirror or exact reconstruction filters. Fig. 2(a) shows the block diagram for such a two-band system. For the lower channel, the input signal, x(n), is first passed through a half-band low-pass filter with impulse response  $h_0(n)$ , and then decimated at a 2-to-1 rate. For the upper channel, the signal is passed through a half-band high-pass filter with the impulse response  $h_1(n)$ , followed by another 2-to-1 decimator. The output of these two channels,  $y_0(n)$  and  $y_1(n)$ , are the two signals which would be coded in a two-band subband coding system. For the reconstruction, these two signals are padded with zeros at a 1-to-2 rate, passed through the two interpolation

filters with impulse responses  $g_0(n)$  and  $g_1(n)$ , respectively, and the outputs are summed to form the estimation of the original input,  $\hat{x}(n)$ .

Let us define the transfer functions of the two analysis filters as

$$\begin{array}{c} \infty \\ H_0(z) = \sum \ h_0(n)z^{-n} \\ n = -\infty \end{array} \tag{1a} \label{eq:1a}$$

$$\begin{array}{ll} & \infty \\ H_1(z) &= \sum h_1(n)z^{-n} \\ & n = -\infty \end{array} \tag{1b}$$

and the Fourier transform of these two transfer functions by

$$H_0[\omega] = H_0(e^{j\omega}) = \sum_{n=-\infty}^{\infty} h_0(n)e^{-j\omega}$$
 $n = -\infty$  (2a)

$$H_1[\omega] = H_1(e^{j\omega}) = \sum_{n=-\infty}^{\infty} h_1(n)e^{-j\omega}$$
 $n = -\infty$  (2b)

Then, for quadrature mirror filters, the high-pass filter transfer function can be defined in terms of the low-pass filter by

$$H_1(z) = H_0(-z)$$
 (3)

or equivalently by

$$H_1[\omega] = H_0[\omega - \pi] \tag{4}$$

In comparison, the Smith-Barnwell exact reconstruction filters are related by

$$H_1(z) = H_0(-1/z)$$
 (5)

or equivalently by

$$H_1[\omega] = H_0[-\omega - \pi] \tag{6}$$

For quadrature mirror filters, this leads to the relationship

$$h_1(n) = (-1)^n h_0(n)$$
 (7)

and for the Smith-Barnwell filters, the relationship becomes

$$h_1(n) = (-1)^n h_0(-n)$$
 (8)

Fig. 2(b) gives the equivalent polyphase filter structure [8] for the two-band analysis-reconstruction system of Fig. 2(a). For the quadrature mirror filters, the transfer function for the low-pass filter can be expressed as

$$H_0(z) = P_0(z^2) + P_1(z^2)z^{-1}$$
 (9)

and the polyphase filters can be defined as

$$p_0(n) = h_0(2n) \tag{10a}$$

$$p_1(n) = h_0(2n+1)$$
 (10b)

This is the well known polyphase result that the impulse response of the polyphase filters for a two-band system is formed by taking every second sample of the impulse response of the prototype low-pass filter. The polyphase filter structure reduces the required number of multiplies by a factor of two over the filter structure of Fig. 2(a). The polyphase filter structure can also be used with Smith-Barnwell exact reconstruction filters under the condition that

$$h_0(n) = h_0(-n)$$
 (11)

or, equivalently, h<sub>0</sub>(n) must be a zero (or equivalently, a linear) phase filter. Although this condition can sometimes be met for Smith-Barnwell filters, the filter design problem for this special case is not well understood, and no realizations of this type have yet been demonstrated [9-10]. For those cases which are well understood (including the ones discussed below), this condition is not met and polyphase realizations are not possible.

In the traditional quadrature mirror reconstruction, the reconstruction filters can be defined in terms of their polyphase filters as

$$q_0(n) = p_1(n)$$
 (12a)

$$q_1(n) = p_0(n)$$
 (12b)

From Fig. 2(c), it is obvious that this leads to an overall system transfer function given by

$$\hat{X}(z) = C(z)X(z) = P_0(z^2)P_1(z^2)X(z)$$
 (13)

What this shows is that for the case of quadrature mirror filters, the entire analysis-reconstruction system behaves like a linear filter.

For the Smith-Barnwell exact reconstruction filters, the equivalent characterization of the reconstruction system is given by

$$G_0(z) = H_0(1/z) = H_1(-z)$$
 (14a)

$$G_1(z) = H_1(1/z) = H_0(-z)$$
 (14b)

This, of course, leads to exact reconstruction, or equivalently, a linear system C(z) which is distortionless. In particular, if the analysis and reconstruction filters chosen are both length L FIR filters, then C(z) is an ideal delay given by

$$C(z) = z^{-2L} (15)$$

This condition is also approximately true for the Johnston quadrature mirror filters. The primary point here in terms of the realization of subband coding algorithms is that, even under the best of conditions, a two-band analysis-reconstruction system still behaves as an ideal delay. This implies the need for additional storage for delay memory in tree structured realizations.

#### TREE STRUCTURED SUBBAND CODERS

Two-band subband coders based on the two-band analysis-reconstruction systems of the type we have been discussing are of relatively little interest for speech coding themselves, since they offer little gain over full-band ADPCM. However, such two-band systems can be combined in tree structures to produce effective coding structures for speech. This tree-structuring procedure has the advantage that it can take direct advantage of the properties of halfband quadrature mirror filters and Smith-Barnwell filters in filter structures more appropriate to the critical band nature of aural perception.

The basic structure of an octave band subband coder for speech is illustrated in Fig. 3 where the band-splitters and band-mergers are typically implemented using the polyphase forms shown in Fig. 4. A key issue in the octave band structure is the compensation filters for bands which have not been split. It has been shown [11] that for both the quadrature mirror filters and for Smith-Barnwell filters, the compensation filters can be adequately realized using ideal delays. The basic problem is that in a tree structured environment, these delays "stack", and the required delay memory size can become quite large. In particular, if there are N band-splitters in an octave band subband coder, then the compensation delay required by the qth band is given by

$$C_{\mathbf{q}}(z) = z^{-d(\mathbf{q})} \tag{16}$$

where d(q) is given by

$$N-q$$

$$d(q) = \sum_{p=1}^{\infty} L(p+q)2^{p}$$

$$p=1$$
(17)

and where L(p) is the length of the FIR analysis and reconstruction filters in the p<sup>th</sup> band-splitting operation. This delay storage requirement can be quite large if a large number of octave bands is used. This translates into a total delay storage requirement for the entire system of

$$D = \sum_{p=1}^{N} L(p)2^{p}$$

$$p = 1$$
(18)

#### TMS320 REALIZATIONS

In designing subband coder implementations for a fast signal processing microprocessor such as the TMS320, it is important to determine exactly which of the microcomputer resources (data memory, program memory, or real-time) constrains the form of the implementations. Since the TMS320 has a relatively large program address space (4K sixteen bit words) and since the subband coder algorithms are quite compactly programmed, it is clear that program address space is not an issue of concern. However, this is certainly not true of data memory, which is in rather short supply (144 words total), and real-time might also be an issue. A program for a subband coder can be functionally divided into five parts: input-output operations; analysis and reconstruction filter implementations; delay compensation implementation; channel quantization implementation; and control.

The main loop in a subband coder program must operate on frames of input samples where the frame length is such as to result in an integer number of data points being coded by the deepest branch coder in the tree structure. In order to compute the number of cycles per sample required by the subband coder main loop, it is hence correct to compute the number of cycles required by the entire main loop and then to divide by the frame length. To compute the actual number of samples required by the entire realization, the number of cycles per sample which are required by the interrupt based 1/O buffering routines must also be included.

The minimum number of sample points which is required for a data frame in order to meet the above constraint is given by

$$M = 2^{N} \tag{19}$$

where, as before, N is the number of band-splitters in the coder structure. In an interrupt driven implementation, at least M data locations must be available for I/O buffering. In addition, the total number of data locations necessary to support the filter and delay structure is given by

$$K = \sum_{p=1}^{N} L(p)2^{p}$$
 
$$p = 1$$
 (20)

This includes both the delay storage needed in the filter implementations and the delay storage needed for the compensation delays. In addition to this storage, our current implementations use two storage locations per APCM coder, two storage locations for the interrupt routine, and four temporary storage locations for various utility operations. Hence, the total number of storage locations required can be approximated as

$$NN = M + K + 2N + 6 \tag{21}$$

Table 2 gives a tabulation of NN versus N for a "typical" structure given FIR filter by L(1) = 32, L(2) = L(3) = L(4) = 16, and L(5) = 8 for both full duplex and half duplex realizations. Since the TMS320 has only 144 data storage locations, clearly all implementations which use more than 144 locations must be realized through the addition of a read and write capable off-chip random access memory. This, of course, adds considerably to the cost of the implementation. In addition, this "external program" RAM must be accessed using the Table Read and Table Write TMS320 operations, which require three cycles per access and which also require the use of the arithmetic accumulator. Hence, this memory can only be accessed at a comparatively low rate. Table 2 shows that a three band (two band-splitters) system is the largest subband coder which can be realized in full duplex without external program RAM, and a four band system (three band-splitters) is the largest subband coder which can be realized in half duplex without external program RAM. It is clear from this analysis that data memory is a major constraining factor in subband coder realizations.

The real-time constraints in any subband coder realization, of course, are highly dependent on the sampling rate at which the coder is implemented. For toll quality speech, a sampling rate of eight kilohertz is appropriate, whereas for lower bit rate systems, sampling rates as low as 6.4 kilohertz might well be used. Since access to external program RAM, if used, must be performed by means of Table Reads and Table Writes, the programs must run much slower if more than 144 data storage locations are required. For the purposes of this paper, we will first compute the approximate number of cycles per sample point required for all of the operations in the subband coder excluding the data exchanges needed to support external program RAM. This will show approximately how much real-time remains for the implementation of the external program RAM data transfers. From this analysis and an analysis of the data transfer rates required by the Table Read and the Table Write operations, it will be obvious that essentially any reasonable subband coder for speech can be implemented in real-time on a single TMS320 equipped with adequate external program RAM.

For a subband coder environment, the total number of cycles per sample point necessary to realize the arithmetic operations of the analysis and reconstruction filters is simply computed as

$$\begin{array}{l} MM \ = \ \stackrel{\textstyle N}{\Sigma} \ L(p)2^{1-p} \\ p = 1 \end{array} \eqno(22)$$

current realization requires 24 cycles, while the control overhead per sample requires less than 50 cycles per sample per band-splitter. In addition, the APCM coders require approximately 60 cycles for both the coder and the decoder (120 cycles total for full duplex operation), while the delay

functions require less than 10 cycles per sample. Hence, the approximate number of cycles per sample can be written as

$$LL = MM + 120N + 24 + 60 \Sigma 2^{1-p}$$

$$p = 1 \qquad (23)$$

Table 3 gives a tabulation for the approximate percent of real-time required as a function of N excluding the time required to access external program RAM for a sampling rate of eight kilohertz. As would be expected, the real-time requirement is nowhere near linear with N, and there is still over 25% of real-time available even at N=5. Now let us consider the additional requirement imposed by the slow access of the external program RAM. The first point to note is that the vast majority of the required delay memory is not used in the filter computations, but is used to implement the compensation delays. The number of memory locations required by the filters is given by

$$\begin{array}{l} N \\ MA = \sum_{} 2L(p) \\ p = 1 \end{array} \tag{24}$$

Since, for the example shown, MA has a maximum value of 176, 84 for the receiver and 84 for the transmitter, then at most two data context switches must be computed for a full duplex realization and no data context switches must be performed for half duplex realizations. Since the data delay operations can all be performed using only one data memory location and paired Table Read and Table Write operations and since only block accesses are required, then no additional data memory is required and the total number of memory locations accessed per frame is given by

$$MB = \sum_{p=1}^{N} 2^{p-1}$$

$$p=1$$
 (25)

Since these operations must be done once per frame, and they can be performed in six cycles per data point, the total number of additional cycles is given by

$$NA = [2MA + 2MB]6/2N$$
 (26)

As can be seen in Table 4, all of the example subband coders can still be implemented in real-time.

#### CONCLUSIONS

Based on the above analyses and the associated realizations, it is clear that a TMS320 is well matched to the subband coder implementation problem for voice

applications. For the subband coder realization, it was found that the delay compensation memory requirements dominated the realization, and reasonable implementations always required external program RAM. However, when this is made available, virtually any subband coder of interest can be implemented using the same hardware environment.

#### REFERENCES

- R. E Crochiere, S. A. Webber, and J. L. Flanagan, "Digital coding of speech in sub-bands," *Bell Syst. Tech. J.*, vol. 55, pp. 1069-1085, Oct. 1976.
- R. E. Crochiere, "On the design of sub-band coders for low-bit-rate speech communications," *Bell Syst. Tech.* J., vol. 56, pp. 747-770, May-June, 1977.
- A. Croisier, D. Esteban, and G. Galand, "Perfect channel splitting by use of interpolation/decimation/tree decomposition techniques," presented at the 1976 Int. Conf. Inform. Sci. Syst., Patras, Greece, 1976.
- D. Esteban and C. Galand, "Applications of quadrature mirror filters to split band or voice coding schemes," Proc. 1977 Int. Conf. Acoust., Speech, Signal Processing, Hartford, CT, May 1977, pp. 191-195.
- A. J. Barabell and R. E. Crochiere, "Sub-band coder design incorporating quadrature mirror filters and pitch detection," Proc. 1979 Int. Conf. Acoust., Speech, Signal Processing, Washington, D.C. Apr. 1979.
- R. E. Crochiere, "A novel approach for implementing pitch prediction in sub-band coders," *Proc. 1979 Int. Conf. Acoust.*, *Speech, Signal Processing*, Washington, D.C. Apr. 1979.
- J. D. Johnston, "A filter family designed for use in quadrature mirror filter banks," Proc. 1980 Int. Conf. Acoust., Speech, Signal Processing, Denver, CO, Apr. 1980
- M. G. Bellanger, G. Bonnerst, and M. Coudreuse, "Digital filtering by polyphase network: Application to sample-rate alteration and filter banks," *IEEE Trans. Acoust.*, Speech, Signal Processing, vol. ASSP-24, pp. 109-114. Apr. 1976.
- M. J. T. Smith and T. P. Barnwell III, "Exact reconstruction techniques for tree-structured subband coders," accepted for publication, *IEEE Trans. Acoust.*, Speech, Signal Processing.
- M. J. T. Smith and T. P. Barnwell III, "A procedure for designing exact reconstruction filter banks for treestructures," Proc. 1984 Int. Conf. Acoust., Speech, Signal Processing, San Diego, CA, Mar. 1984.
- T.P. Barnwell III, "Subband coder design incorporating recursive quadrature filters and optimum ADPCM coders," *IEEE Trans. Acoust., Speech, Signal Processing*, vol. ASSP-30, pp. 751-765, Oct. 1982.




Fig. 1. N-band analysis-reconstruction system for speech coding




Fig. 2. (a) Two-band analysis-reconstruction band splitter

- (b) Equivalent polyphase structure for a two-band analysis-reconstruction band-splitter
- (c) Equivalent polyphase structure for analyzing the reconstruction

TABLE 1
Summary of Speech Coding Techniques

Coding Technique	Effective Bit Rates	Aural Noise Masking	Aural Frequency	Aural Phase	Syllabic Energy	Vocal Tract Model	Short Time Stationarity	Pitch
Linear	120 Kbps-	No	No	No	No	No	No	No
PCM	80 Kbps							
Companded	100 Kbps-	Yes	No	No	No	No	No	No
PCM	50 Kbps							
Delta	80 Kbps-	Yes	No	No	No	Yes	No	No
Modulation	50 Kbps							
DPCM	80 Kbps-	Yes	No	No	No	Yes	No	No
	40 Kbps							
ADM	40 Kbps-	Yes	No	No	Yes	Yes	No	Maybe
	16 Kbps							
ADPCM	40 Kbps-	Yes	No	No	Yes	Yes	No	Maybe
	16 Kbps							
Subband	32 Kbps-	Yes	Yes	Maybe	Yes	No	No	Maybe
Coder	10 Kbps							
ATC	32 Kbps-	Yes	Yes	Maybe	Yes	Yes	Yes	Yes
	7 Kbps							
APC	32 Kbps-	Yes	No	No	Yes	Yes	Yes	Maybe
	4 Kbps							
LPC	2.4 Kbps-	Yes	No	Yes	Yes	Yes	Yes	Yes
Vocoder	.6 Kbps							

TABLE 2 Storage Requirements For Typical Subband Coders

Number of Band-Splits	Locations (Full Duplex)	Locations (Half Duplex)	I/O Buffer (M)	Delay Memory (K)
1	76	52	2	64
2	144	77	4	128
3	278	144	8	256
4	536	275	16	512
5	818	364	32	768

TABLE 4
Total Cycles of TMS320 and Percent Real-Time
Including External Program RAM Access Time at
Eight Kilohertz Sampling Rate

Number of	Cycles Per	Percent Real-
Bands	Samples	Time
1	268	43
2	374	59
3	617	98
4	584	93
5	540	87

TABLE 3
Total Cycles of TMS320 and Percent Real-Time
Excluding External Program RAM Access Time at
Eight Kilohertz Sampling Rate

Number	Cycles	Percent	
of	Per	Real-	
Bands	Samples	Time	
1	268	43	
2	374	59	
3	427	68	
4	454	72	
E	467	74	




Fig. 3. Octave band subband coding system




Fig. 4. (a) Band-splitting module for octave band subband coder (b) Band merging module for octave band subband coder

## 19. Add DTMF Generation and Decoding to DSP- $\mu$ P Designs

Pat Mock Semiconductor Systems Engineering Texas Instruments

Article reprinted with permission from EDN, March 21, 1985; Copyright Cahners Publishing Co., Inc., 1985.



# Add DTMF generation and decoding to DSP-µP designs

In a computer system that employs a digital-signal-processing  $\mu P$  and that's equipped for phone-line communications, the DSP  $\mu P$  can generate and decode DTMF dialing signals as well as handle typical DSP functions. Therefore, the system can both dial out to establish communications links and accept Touchtone inputs for remote control of its functions.

#### Patrick Mock, Texas Instruments

A digital-signal-processing (DSP)  $\mu P$  can handle Touchtone (DTMF) dialing and decoding over telephone lines in addition to its customary signal-processing chores. As a consequence, if a computer system already has a DSP  $\mu P$  and A/D and D/A converters in place, then the system can decode DTMF signals, and any Touchtone telephone can serve as a data-entry terminal or a remote-control console. The only cost for these DTMF enhancements is additional program space in the  $\mu P$ s ROM.

This article outlines a DTMF generating scheme and describes in detail the implemention of DTMF decoding

in a specific DSP  $\mu P$ , the TMS32010. Although the DTMF decoder functions as intended, it fails to meet AT&T specs exactly because it's designed to detect DTMF tones in the presence of speech and because it suits computer applications like voice-mail and electronic-mail systems, which are not pure telephone applications. DTMF tone decoders that do meet AT&T specs usually stop decoding tones if they detect speech. With a more exacting program, the TMS32010 could meet AT&T specs to the letter. One of the goals of this project, however, was to make the DTMF code as compact as possible to allow the DSP  $\mu P$  to do other jobs. Some performance was sacrificed as a consequence.

#### Tone generation is easy

A DTMF tone generator (Ref 1) can consist of a pair of programmable, second-order harmonic oscillators (Fig 1). The sample-generation rate of the oscillators determines the total harmonic distortion of the output. The higher the sampling rate, the more nearly exact the signal will be. In all cases, you must choose a sample-generation rate greater than approximately 7k samples/sec to achieve an acceptable signal. (Fig 2 explains the DTMF tone-coding scheme.)

Because the telephone company's official digitizing rate is 8k samples/sec, most generating circuits run at this rate. According to the Nyquist criterion, which specifies that the sampling rate must be at least twice If a computer can decode DTMF signals, then any Touchtone telephone can serve as a data-entry terminal.

the frequency of the highest-frequency signal being sampled, 8k samples/sec is more than adequate for generating any valid pair of tones using the TMS32010; the highest frequency involved is 1633 Hz. Because of a limitation in the system used to develop the chip's tone-generating and -decoding programs, the decoding-program version listed in Fig 3 runs at 9766 samples/sec, and all testing was done using this version. However, Table 1 presents coefficients for running at 8k samples/sec; Fig 4's listing shows the portion of the code that must be amended for 8k-sample/sec operation.

Fig 5 shows the flow chart for the DTMF tone-generating algorithm. (The DTMF tone-generating routine described in Ref 1 takes up 160 words in the program ROM.) The first step of the algorithm initializes the processor and the interfaces and performs all other required initialization. The next step retrieves the digit that's to be dialed (0 through 9, A through D, or "#" or "\*") from a specified location in memory. The digit serves as a pointer within a table that contains the values required to initialize the resonators.

Because this design uses two oscillators for eight possible frequencies rather than eight oscillators, to provide the correct frequencies you must load the Text continues on pg 212




Fig 2—Pressing a button on a Touchtone telephone's 4×4 keypad generates DTMF signaling tones in pairs. For example, pressing "6" generates a 770-Hz tone from the low-frequency group and a 1477-Hz tone from the high-frequency group. Note that the keypad has four keys (A through D) that are not normally seen on most phones. They're available with some special instruments.




Fig 1—A pair of programmable, second-order harmonic oscillators make up the DTMF tone generator represented by this directed graph. The delay boxes temporarily hold samples for one iteration. The delayed samples are multiplied by coefficients B and D and summed to generate a tone sample. The tones, in turn, are summed and sent to a DIA converter.

٧:	1.00	DTMF	TONE	DECODER		TMS320	Assembler vers 1.3
	0 1 2 3 4 5			* * * *		c Copyrigh by F	dF TONE DECODER It Texas Instrument,s. 1984 Patrick C. Mock It Systems Engineering
	6 7 8			*	TITL IDT	′ DTMF TO	ONE DECODER /
	10	0000 0001	f900 0017	*	В	START	Go To The Beginning
	11 12	0001	0017	*			
	13 14 15		0007 0008 000ε	CS8 CS9 CS13	EQU EQU EQU	7 8 12	Define Variables
	16 17 18 19		000f 0010 0011 0010	CS16 CLCK MODE ROWMX	EQU EQU EQU	15 16 17 16	10 Contains decoded row
	20 21 22		0011 0012 0013	COLMX POSMAX NEGMAX	EQU EQU EQU	17 18 19	11 " " column
	23 24 25 26		0014 0015 0016 0017	ONE LAST LAST2 COUNT	EQU EQU EQU	20 21 22 23	16 Contains last decode
	27 28 29 30		0018 0019 001a 001b	RC CC ROWMAX COLMAX	EQU EQU EQU	2 <b>4</b> 25 26 27	
	31 32 33		001c 0021 0022	DAT11 DAT23 DAT14	EQU EQU EQU	28 33 34	
	34 35 36 37		0024 0028 0029 002a	DAT15 DAT17 DAT27 DAT18	EQU EQU EQU	36 40 41 42	
	38 39 40		002b 002d 00 <b>3</b> 5	DAT28 DAT29 DAT213	EQU EQU EQU	43 45 53	
	41 42 43 44		003c	DAT216 DATIN * * BEGIN	EQU EQU DATA	59 60 TABLES	
	45 46	0002	738b	*	DATA	29579	Real Coeff N=226
	<b>4</b> 7 <b>4</b> 8 49	0003 000 <b>4</b> 0005	704e 6cb8 68cb		DATA DATA DATA	28750 27832 26827	
	50 51 52 53	0006 0007 0008 0009	5b23 5355 4af3 3ef8		DATA DATA DATA DATA	23331 21333 19187 16120	
	54 55 56	000a 000b	4eff 462b	*	DATA DATA	20223 1 <b>796</b> 3	Real Coeff N=222 2nd harmonic
	57 58 59 60	000c 000d 000e 000f	39a0 2c58 01d0 ec28		DATA DATA DATA DATA	14752 11352 464 -5080	
	61 62 63	0010 0011	d712 c000	*	DATA DATA	-10 <b>47</b> 8 -1638 <b>4</b>	
	64 65 66	0012 0013	0200 000a	*	DATA DATA	512 >000A	CLCK = Sample Frequency MODE
	67 68 69	0014 0015	7fff 8000	*	DATA DATA	>7FFF >8000	POSMAX = Mask for data in NEGMAX = Mask for data out Program continues on pg 208

Fig 3—This tone-decoding program for the TMS32010 runs at 9766 samples/sec. However, the official digitizing rate specified by the phone company is 8k samples/sec; Fig 4 shows the section of code that adapts this program to 8k-sample/sec operation.

```
70
                       TABLE
                                 DATA
                                                        ONE
71
      0016
              0001
                                                   ******
72
                            Start of Program
73
74
      0017
              7f8b
                       START
                                 SOVM
                                 LDPK
                                         o
75
      0018
              6e00
                                 LARP
                                         O
                                                        <Break>
76
      0019
              6880
                                         O, ONE
77
      001a
              7014
                                 LARK
78
      001Ь
              7e16
                                 LACK
                                         TABLE
                                 TBLR
                                                        Initialize Coefficients
79
                       NEXT
      001c
              6788
                                         ONE
80
      0014
              1014
                                 SUB
              £400
                                 BANZ
                                         NEXT
81
      001e
      001f
              001c
                                                        Set AIB Mode
82
      0020
              4811
                                 OUT
                                         MODE, O
                                                        Set AIB Clock
              4910
                                 OUT
                                         CLCK, 1
83
      0021
84
85
                       * Load not recognized symbol
86
87
88
      0022
              7eff
                       NOT
                                 LACK
                                         >FF
              6915
                                 DMOV
                                         LAST
89
      0023
                                 SACL
                                         LAST
              5015
90
      0024
91
                                                        Zero DFT Loop Variables
92
      0025
              7f89
                       AGAIN
                                 ZAC
93
      0026
              701 f
                                 LARK
                                         0,31
                                 LARK
                                          1, DAT11
94
      0027
              711c
                                          ZERO
                                 BV
95
              f500
      0028
      0029
              002a
96
      002a
              6881
                       ZERO
                                 LARP
                                          *+,0,0
      002ь
              50a0
                                 SACL
97
                                 BANZ
                                          ZER0
              £400
98
      002c
      0024
              002a
99
                              Take data and calculate DFT loop
100
101
                                 LACK
                                          226
                                                        SET DFT LOOP VARIABLE
102
      002e
              7ee2
103
104
      002f
              5017
                       LOOP
                                 SACL
                                          COUNT
105
      0030
              700f
                                 LARK
                                          0,CS16
106
      0031
              713b
                                  LARK
                                          1,DAT216
107
      0032
              1214
                                  SUB
                                          ONE, 2
                                          WAIT
                                  BG7
108
      0033
              fc00
      0034
              0037
109
      0035
               7007
                                  LARK
                                          0,08
                                          1,DAT28
              712b
                                 LARK
110
      0036
111
      0037
               f600
                       WATT
                                  BIOZ
                                          CALC
                                                        Wait for A/D
112
      0038
              оозь
               f900
                                  В
                                          WAIT
      0039
113
              0037
      003a
114
                       CALC
                                  IN
                                          DATIN. 2
      оозь
               423c
115
                                          POSMAX
116
      003c
              2012
                                 LAC
                                                        Convert data to 320 format
                                          DATIN
117
      0034
              783c
                                  XOR
118
      00Зе
              503c
                                  SACL
                                          DATIN
1:9
                           BEGIN DFT LOOPS
120
                       *
121
122
123
      003f
              6a81
                       FRPT
                                  LT
                                          *.1
124
      0040
               2c3c
                                  LAC
                                          DATIN, 12
                                                         X (n)
      0041
               6298
                                  SUBH
                                                         X(n)-Y(n-2)
125
                                  MPY
                                                         cos(8*C)*Y(n-1)
      0042
              Ad88
126
      0043
                                  LTD
                                                         Y(n-1)->Y(n-2) and
127
               6688
128
      0044
               7f8f
                                  APAC
      0045
               7f8f
                                  APAC
129
      0046
               7f8f
                                  APAC
                                                      X(n)+2cos(*8*C)*Y(n-1)-Y(n-2)
130
                                  SACH
                                          *-.0.0
                                                         --> Y(n-1)
131
      0047
               5890
                                          CHECK
                                  BV
132
      0048
               £500
      0049
              0050
133
      004a
               f400
                                  BANZ
                                          FRPT
      004b
               003f
134
                                          COUNT
135
      0046
               2017
                                  LAC
                                  SUB
                                          ONE
      004d
136
               1014
```

```
fe00
137
       004e
                                   BNZ
                                           LOOP
       004f
               002f
138
139
                              Calculate Energy at each frequency
140
141
142
       0050
               7007
                        CHECK
                                   LARK
                                           0,08
                                   LARK
                                           1, DAT28
143
       0051
               712h
144
145
       0052
               f800
                        MAGLP
                                   CALL
                                           ENERGY
       0053
               00eb
       0054
146
               5990
                                   SACH
                                           *-.1.0
147
       0055
                                           MAGLP
               £400
                                   BANZ
       0056
               0052
148
149
                            Compare Energies And Determine Decode Value
150
151
       0057
               7.03
                                   LACK
                                           ROWMX
152
       0058
               5010
                                   SACL
153
       0059
               5011
                                   SACL
                                           COLMX
154
155
                          Find Row Peak
156
157
       005a
               7102
                        ROUS
                                   LARK
                                           1,2
       005b
                                           0, DAT23
158
               7021
                                   LARK
159
       005c
               2022
                                   LAC
                                           DAT14
160
       005d
               501a
                                   SACL
                                           ROWMAX
161
       005e
               6880
                        ROWL
                                   LARF
                                           o
       005f
               4898
                                   MAR
162
163
       0060
               201a
                                   LAC
                                           ROWMAX
164
       0061
               1088
                                   SUB
       0062
               f d00
                                           ROWBR
165
                                   BGEZ
       0063
               0067
166
       0064
               3110
                                   SAR
                                           1, ROWMX
167
       0065
               2088
                                   LAC
168
       0066
               501a
                                   SACL
                                           ROWMAX
169
       0067
               6891
                        ROWBR
                                   MAR
170
       8800
               f400
                                           ROWL
                                   BANZ
       0069
               005e
171
172
                        * Find Column Peak
173
174
       006a
               7102
                        COLUMN
                                   LARK
                                           0, DAT27
175
               7029
                                   LARK
       0066
176
       006c
               202a
                                   LAC
                                           DAT18
177
       0064
               501b
                                   SACL
                                           COLMAX
178
       006e
               6880
                        COLL
                                   LARF
179
       00Af
               6898
                                   MAR
180
       0070
               201b
                                   LAC
                                           COLMAX
181
       0071
               1088
                                   SUB
       0072
182
               fdOO
                                   BGEZ
                                           COLBR
       0073
               0077
183
       0074
               3111
                                   SAR
                                           1, COLMX
184
       0075
               2088
                                   LAC
185
      0076
               501b
                                   SACL
                                           COLMAX
186
      0077
               6891
                        COLBR
                                   MAR
                                           COLL
187
      0078
               f400
                                   BANZ
      0079
               006e
188
189
                          Check For Valid Signal Strength
190
191
                                           COLMAX
      007a
               201b
                                   LAC
               101a
                                   SUB
192
      007b
                                           ROWMAX
193
       007c
               f d00
                                   BGEZ
                                           COLBIG
       007d
               008a
194
       007e
               201ь
                        ROWBIG
                                   LAC
                                           COLMAX
                                                          Reverse Twist
195
      007f
                                   SUB
                                           ONE,4
               1414
196
      0080
               fa00
                                   BLZ
                                           NOT
       0081
               0022
197
       0082
               6a1b
                                   LT
                                           COLMAX
198
199
      0083
                                   MPYK
                                                          Ideal 8db = 6
               800c
                                           12
200
201
       0084
               718e
                                   PAC
202
       0085
               101a
                                   SUB
                                           ROWMAX
```

```
203
       0086
               fa00
                                   BLZ
                                           NOT
       0087
               0022
                                           VROW
204
       0088
               f900
                                   В
       0089
               0094
                        COLBIG
                                   LAC
                                           ROWMAX
205
       008a
               201a
                                                          Twist
206
       0086
               1414
                                   SUB
                                           ONE,4
207
       008c
               fa00
                                   BLZ
                                           NOT
       0084
               0022
208
                                           ROWMAX
       0086
                                   LT
               6a1a
209
210
       008f
               8003
                                   MPVK
                                           3
                                                           Ideal 4db = 3
211
212
       0090
               7f8e
                                   PAC
                                   SUB
                                           COLMAX
213
       0091
               101b
       0092
                                   BLZ
                                           NOT
214
               fa00
       0093
               0022
215
216
                          Check for valid row tone
217
       0094
                        VROW
218
                                   LT
                                           ROUMAY
               6a1a
219
220
       0095
               82ab
                                   MPYK
                                           683
                                                          683 = 1/6 = -8dB
221
222
       0096
               7003
                                   LARK
                                           0,3
       0097
                                   I ARK
                                           1,DAT11
223
               711c
224
       0098
               2014
                                   LAC
                                           ONE
225
       0099
               5017
                                   SACL
                                           COUNT
226
       009a
               6881
                        RVL
                                   LARP
       009b
                                   LAC
                                           *+.12
227
               2ca8
                                   SPAC
228
       0091
               7f90
229
       009d
               68a0
                                   MAR
                                           *+.0
       009e
               fb00
                                   BLEZ
                                           RCNT
230
       009f
               00a3
231
       00a0
               2017
                                   LAC
                                           COUNT
                                   SUB
                                           ONE
232
       00a 1
               1014
233
       00a2
               5017
                                   SACL
                                           COUNT
234
       00a3
               f400
                         RONT
                                   BAN7
                                           RVL
               009a
       00a4
235
               2017
                                   LAC
                                           COUNT
       00a5
                                   BNZ
                                           NOT
236
       00a6
               fe00
       00a7
               0022
237
238
                         * Check for valid column tone
239
240
       00a8
               6a1b
                        VCOL
                                   LT
                                           COL MAX
241
242
       0049
                                   MPYK
                                           683
                                                           683 = 1/6 = -8dB
               82ab
243
       00aa
                                   LARK
                                           0,3
244
               7003
                                           1,DAT15
                                   LARK
245
       00ab
               7124
                                   LAC
246
       00ac
               2014
                                           ONE
                                   SACL
247
       00ad
               5017
                                           COUNT
248
       00ae
               6881
                         CVL
                                   LARP
249
                                   LAC
                                           *+,12
       00af
               2ca8
250
                                   SPAC
       ооьо
               7f90
                                   MAR
251
               48a0
                                           *+. O
       OOb 1
252
       00b2
               fboo
                                   BLEZ
                                           CONT
       ооьз
               00Ь7
253
       00b4
               2017
                                   LAC
                                           COUNT
254
       00ь5
               1014
                                   SUB
                                           ONE
255
       0066
               5017
                                   SACL
                                           COUNT
                                   BANZ
256
       00Ь7
               f400
                        CONT
                                           CVL
       0098
               00ae
257
       00ь9
               2017
                                   LAC
                                           COUNT
                                   BNZ
                                           NOT
258
       00ba
               fe00
       ооьь
               0022
259
260
                              Check 2ND Harmonic Energy Levels
261
                                   LACK
                                           DAT29
                                                          Calculate address of
262
       ООЬС
               7e2d
                                   ADD
                                           ROWMX, 1
                                                          row data locations
       00hd
               0110
263
                                   SACI
                                           COUNT
264
       OObe
               5017
265
       00bf
               3917
                                   LAR
                                           1, COUNT
       00c0
               7e08
                                   LACK
                                           CS9
266
                                   ADD
                                           ROWMX
267
       00c1
               0010
```

```
268
      00c2
               5017
                                  SACL
                                          COUNT
                                          O, COUNT
269
      00c3
               3817
                                  LAR
                                          ENERGY
270
       00c4
               £800
                                  CALL
                                                         Calculate energy level
       00c5
               00eb
271
       00c6
               6a1a
                                  LT
                                          ROWMAX
272
                                  MPYK
273
      00c7
               Sfff
                                          4095
                                                          ROUMAY / 9
274
275
      00c8
               7f90
                                  SPAC
276
       00c9
               7f90
                                  SPAC
                                                          ROWMAX/4 > 2nd Har
277
      00ca
               fd00
                                  BGEZ
                                          NOT
      00cb
               0022
278
279
       00cc
               7e35
                                  LACK
                                          DAT213
                                                          Calculate address of
                                          COLMX, 1
280
      00cd
               0111
                                  ADD
                                                         col data locations
                                  SACL
                                          COUNT
281
      OOce
               5017
282
      00cf
               3917
                                  LAR
                                          1, COUNT
283
       0040
               7e0c
                                  LACK
                                          CS13
284
                                  ADD
                                          COLMX
       00d1
               0011
285
      00d2
               5017
                                  SACL
                                          COUNT
              3817
286
      0043
                                  LAR
                                          O, COUNT
287
       00d4
               6880
                                  LARP
288
       00d5
               f800
                                  CALL
                                          ENERGY
                                                          Calculate energy level
      0046
               00eb
289
                                          COLMAX
      00d7
               6a1b
                                  LT
                                                           TEST CODE
290
291
      0048
               8800
                                  MPYK
                                          2048
292
293
      00d9
               7f90
                                  SPAC
294
      00da
               £400
                                  BGF7
                                          NOT
                                                           -12dR = 1/16
      OOdb
               0022
295
296
                                Load recognized number and check that it is new
297
298
      00dc
               6916
                                  DMOV
                                          LAST2
299
      00dd
               6915
                                  DMOV
                                          LAST
300
       00de
               2210
                                  LAC
                                          ROWMX, 2
301
       00df
               0011
                                  ADD
                                          COLMX
302
       00e0
               5015
                                  SACL
                                          LAST
       00e1
               1017
                                  SUB
                                          COUNT
                                                         Return if same number
303
                                          NOT
304
       00e2
               ff00
                                  R7
       00e3
               0022
305
       00e4
               2015
                                  LAC
                                          LAST
       00e5
                                  SUB
                                          LAST2
306
               1016
                                          AGAIN
307
       00e6
               fe00
                                  RN7
                                                         2 Passes to recognize
       00e7
               0025
308
309
                                  OUT
                                          LAST, 2
       00e8
               4a15
                                          AGAIN
       00e9
               f900
                                  В
                                                          <break>
310
               0025
       00ea
311
312
                               Energy Calculation Subroutine
313
                        ENERGY
                                          NEGMAX, 15
                                                          NEGMAX = >8000
       00eb
               2f13
                                  LAC
314
                                  ADD
                                           *, 15, 1
               0681
315
       00ec
                                   SACH
                                                          -1/2 + CSn/2
316
       00ed
               5817
                                          COUNT
317
       00ee
               6a98
                                  LT
                                          COUNT
318
       00e f
               6d17
                                  MPY
319
       00f0
               7f8e
                                  PAC
                                   SACH
                                          COUNT, 1
                                                          D2(CSn-1)/2
               5917
320
       00f1
                                  LT
       00f2
321
               6aa8
                                  MPY
                                          COUNT
322
       00f3
               6d17
                                  PAC
323
       00f4
               7f8e
324
       00f5
               5917
                                   SACH
                                          COUNT, 1
                                                          D1*D2(CSn-1)/2
325
       00f6
               2f98
                                  LAC
                                           *-,15
*,15
                                   SUB
326
       00f7
               1 f88
327
       00f8
               7f88
                                  ARS
                                                          abs(D2-D1)/2
       00f9
               5888
                                   SACH
328
               6488
                                   LT
                                           *
329
       00fa
                                  MPY
               6488
330
       OOfb
                                   PAC
                                                        ((D2-D1)/2)^2
331
       00fc
               7f8e
                                           COUNT, 15
                                                        ((D2-D1)^2)/4-D1*D2(CSn-1)/2
                                   SUB
332
       00fd
               1f17
                                   RET
333
       00fe
               7f8d
334
                                   END
335
```

DTMF decoding doesn't necessarily require elaborate DSP routines; the routine presented here leaves room for several other DSP routines in the DSP  $\mu$ P.

oscillators' coefficients (B1, D1, B2, and D2 in Fig 1) prior to the start of signaling. (The use of eight oscillators would decrease execution time but would require four times as much memory as two oscillators.) After initializing the resonators, the program loops repeatedly through the resonator code and generates samples of the appropriate high- and low-frequency tones. Then the program sums the pairs of tone samples. The DSP  $\mu P$  then feeds this sum to an external D/A converter, and the resulting analog output is the DTMF signal.

Frequency specs aren't the only ones DTMF tones have to meet; duration specs apply also. According to AT&T specs, 10 digits/sec (or 100 msec/digit) is the maximum data rate for Touchtone signals. AT&T specifications state that within its allotted 100-msec interval, a tone must be present for at least 45 msec and no more than 55 msec. During the remainder of the 100-msec interval, the tone generator must be quiet to allow the receiver's DTMF decoder to settle. Therefore, a counter makes sure that the generated tone's duration meets the minimum time—approximately 45 msec—to minimize computing time. After the tone's been on for a sufficiently long time, the D/A converter is zeroed and maintained at the zero-output level so that the total on time and off time equals 100 msec.

Although DTMF tone-decoding schemes require con-

#### TABLE 1—RECOMMENDED DFT LENGTHS AT AN 8-kHz SAMPLING RATE

1ST HARMONIC N = 205 IDR = 25.6 mSEC = (18 20 22 24 31 34 38 42)

2ND HARMONIC N = 201 DUR = 25.1 mSEC = (35 39 43 47 61 67 74 82)

COEFFICIENTS 1ST HARMONIC 2770 2780 11038

#### **TABLE 2—DFT PROGRAM SPECIFICATIONS**

DFT SIZE: FIRST HARM	MONIC	N = 226
SECOND HARM	MONIC	K = (16, 18, 20, 22, 28, 31, 34, 38) N = 222
		K = (32, 35, 39, 43, 55, 61, 67, 74)
PROGRAM WORDS DATA MEMORY WORDS SAMPLING FREQUENCY SAMPLING INTERVAL DFT LOOP TIME TOTAL DFT TIME	-	255 WORDS 60 WORDS 9766 SAMPLES/SEC 102.4 µSEC 45 µSEC 23.2 mSEC
TIME REQUIRED BY THE DECISION LOGIC	-	150 µSEC (ONE SAMPLE MISSED BETWEEN DFTs)

#### Glossary

Center frequency offset—the offset of the center of the recognition bandwidth from the nominal DTMF frequencies.

DFT-discrete Fourier transform.

DTMF—dual-tone multifrequency signaling system used by the telephone company for dialing.

Guard time—the duration of the shortest DTMF tone a detector will recognize.

IIR—infinite impulse response (a type of digital filter).

Log-Linear—transformation of logarithmically compressed data from a codec back to linear form.

Recognition bandwidth—the percent change from the nominal frequencies that a detector will televate

Reverse twist—the condition that exists when a DTMF signal's row amplitude is greater than the column amplitude.

Standard twist—the condition that exists when a DTMF signal's column amplitude is greater than the row amplitude.

Talk-off—a measure of the detector's ability to ignore speech signals that look like DTMF signals. Twist—the difference, in decibels, between the loudest row tone's amplitude and the loudest column tone's amplitude.

siderably more code than do generation schemes, the decoding program in Fig 3 takes less than twice as much code as the simpler generating program. Furthermore, both programs are much smaller than the total capacity of the DSP  $\mu$ P. In this case, rather than being called as a result of a keystroke (as the generating algorithm is), the decoding algorithm continually processes signal samples and so must be interleaved with other DSP functions. The algorithm must run continually because, after all, it doesn't know whether or not DTMF tones are present until after it processes the input.

The discrete Fourier transform (DFT) algorithm employed in the program listing is known as Goertzel's algorithm (Ref 2). This algorithm is compact and needs only one real coefficient per frequency to determine magnitude (Fig 6); although extracting magnitude and phase requires complex coefficients and hence more complex programming, you can decode DTMF signals

```
*BEGIN DATA TABLES
                              Real Coeff N=205
         DATA
                  27906
                                697
                                770
         DATA
                  26802
                  25597
                                851
         DATA
         DATA
                  24295
                                941
                  19057
                               1209
         DATA
         DATA
                  16527
                               1336
         DATA
                  12945
                               1477
         DATA
                   9166
                               1633
    2nd harmonic
                               Real Coeff N=201
         DATA
                  15036
                               1394
         DATA
                  11287
                               1540
         DATA
                               1702
                   7363
         DATA
                   3323
                               1882
         DATA
                 -10805
                               2418
         DATA
                 -16384
                               2672
         DATA
                 -22153
                               2954
         DATA
                 -27440
                               3266
         DATA
                 419
                               CLCK = Sample Frequency
         DATA
                 >000A
                               MODE
         DATA
                 >7FFF
                               POSMAX = Mask for data in
                               NEGMAX = Mask for data out
         DATA
                 >8000
TABLE
         DATA
                 ١
                               ONE
                           *****
     Start of Program
START
         SOVM
         LDPK
         LARP
                 O
                               (Break)
         LARK
                 O,ONE
         LACK
                 TABLE
NEXT
         TBLR
                               Initialize Coefficients
         SUB
                 ONE
         BANZ
                 NEXT
         OUT
                 MODE, O
                               Set AIB Mode
         OUT
                 CLCK, 1
                               Set AIB Clock
* Load not recognized symbol
HOT
         LACK
                 >FF
         DMOV
                 LAST
         SACL
                 LAST
AGAIN
         ZAC
                               Zero DFT Loop Variables
         LARK
                 0,31
         LARK
                 1,DAT11
         вv
                 ZERO
         LARP
ZERO
         SACL
                 *+,0,0
         BANZ
                 ZERO
      Take data and calculate DFT loop
         LACK
                 205
                               SET DFT LOOP VARIABLE
                 COUNT
LOOP
          SACL
          LARK
                 0,0516
          LARK
                 1,DAT216
          SUB
                 ONE, 2
          BGZ
                 WAIT
          LARK
                 o,csa
          LARK
                 1,DAT28
```

Fig 4—This amendment of Fig 3's listing adapts the tone-generating routine to 8k-sample/sec operation. It's a substitute routine for lines 43 to 122.

# DTMF decoders that meet AT&T specs usually stop decoding tones if they detect the presence of speech.

simply by extracting the magnitude of a tone's frequency components and ignoring their phase. In addition, instead of waiting for a complete sample set to begin processing, Goertzel's algorithm processes each sample as it arrives.

Goertzel's algorithm takes the form of a series of second-order IIR (infinite-impulse-response) filters. Notice that, in Fig 6, you can divide the directed graph into two parts: a left-hand part that includes the two feedback elements (boxes marked "delay") and a right-hand portion leading to the output that has no feedback elements. For DTMF decoding, you are interested only in the last iteration  $(N\!-\!1)$  of the algorithm. Consequently, because the right-hand branches don't involve feedback, there's no need to execute these branches of




Fig 5—The directed graph in Fig 1 translates into a program that follows this flowchart. Note the step that produces a quiet period.

#### TABLE 3-TONE DECODER TEST RESULTS

TONE	%HIGH	%LOW	TONE	%HIGH	%LOW
697	2.5	3.5	1209	2.4	3.0
770	3.7	2.3	1336	2.3	2.5
852	3.9	1.7	1477	1.3	2.9
941	3.3	1.7	1633	2.4	1.6
		REQUIRE: M	11N = 1.5%	AND MAX	
			11N = 1.5%		
AMPLIT SPECIF		O TEST RES	IIN = 1.5% / ULTS		
AMPLIT	UDE RATI	O TEST RES TWIST >4.0 dB 5.3	ULTS REVERSE >8.0 dB 8.4		
SPECIF DIGIT 1 DIGIT 5	UDE RATI	O TEST RES TWIST > 4.0 dB 5.3 5.7	ULTS REVERSE > 8.0 dB 8.4 9.0		
AMPLIT	UDE RATI	O TEST RES TWIST >4.0 dB 5.3	ULTS REVERSE >8.0 dB 8.4		

DYNAMIC RANGE: 25 dB (SPECIFICATION 25 dB)
NOISE TEST: PASSES AT - 24 dBV
TALK-OFF IMMUNITY: ONE FALSE RECOGNITION

PER 1000 CALLS (SPEC 1500)

the algorithm until the last iteration of the algorithm.

What's not obvious from the directed graph of the algorithm is that the left-hand constant,  $2\cos(2\pi k/N)$ , is the same as the right-hand constant,  $W^k_{N}$ , for calculating the magnitude of DTMF signals.  $W^k_{N}$  is a complex number, and the left-hand constant is not. However, the program calculates the magnitude squared of the output of the algorithm. Squaring a complex number always yields a real number, and in this case, squaring the right-hand constant yields a real number that's the same as the left-hand constant. Therefore, Goertzel's algorithm, adapted to DTMF decoding, not only executes quickly because it has few steps, but it also takes up little memory space because it uses few constants.

Given a time-ordered sample set of size N, processing each sample means you'll do N iterations of the algorithm. If k is the frequency you're solving the transform for, then the values k and N determine the coefficients of each IIR filter. The values of k and N and the sampling rate also determine how accurately the transform discriminates between in-band and out-of-band frequencies.

Specifically, k is a discrete integer corresponding to the frequency you're solving for. It's defined as

 $k=N\times frequency/(sample rate)$ .

(Note that you must round off the frequency of interest to an integer.)  $W^k_N$  is a frequently encountered constant in digital signal processing. It's defined as

$$W_N^k = \exp(-2\pi j k/N)$$
.

Because the sampling rate and the frequencies you're

19. Add DTMF Generation and Decoding to DSP-μP Designs

The decoding algorithm processes signal samples continuously, so the DSP  $\mu P$  must interleave the decoding with other DSP functions.

extracting are fixed (by the phone company), the sample-set length (N) is the only parameter you can vary. In order to obtain the best performance from the transform, the length of the sample set must be optimized with respect to two conflicting criteria: The sample set must be small enough so that the decoder can accumulate a complete set in an interval that's short enough to keep up with the DTMF digit-transmission rate; conversely, the sample set must be long enough so that the transform discriminates between in-band and out-of-band signals. An exhaustive and inelegant computerized search of all possible combinations of k and N resulted in the sample lengths listed in Tables 1 and 2 and used in the Fig 3 and 4 program listings.

#### Companding not accounted for

This design assumes that the analog input is linearly encoded. This is often not the case, because many phone signals are compressed logarithmically by a codec. In such cases, you must first perform a log-to-linear expansion before submitting the samples to the DFT algorithm. (Ref 3 describes how to do companding with the TMS32010 if your system doesn't incorporate companding hardware.)

Fig 7 shows how samples are fed, in effect, into a




Fig 6—A simplified form of Goertzel's algorithm, represented by this directed graph, decodes DTMF tones. A program that implements it can save processing steps by performing the calculations illustrated by the right-hand portion of this graph for just the last iteration. Furthermore, for DTMF-decoding purposes, this compact algorithm requires only one constant per frequency because both the right-hand and left-hand constants have the same value.




Fig 7—The tone decoder employs 16 of the transforms shown in Fig 6. They extract each of the eight Touchtone frequencies and their second harmonics.

Goertzel's algorithm, a discrete Fourier transform algorithm, operates as a series of second-order IIR filters.

parallel array of 16 DFT algorithms. There is one DFT for each of the eight frequencies and each of the second harmonics of the eight frequencies. You need the second harmonics as well as the fundamentals to discriminate between speech and DTMF tones. Of course, they execute serially because they are sections of code—not physical devices.

As Fig 8's flowchart shows, after initializing the processor, the program feeds the first sample to the IIR filters. After all the samples have been processed, each filter's current value is squared. This operation yields the magnitude of the strength of the signal at each of the eight DTMF frequencies and each second harmonic of the DTMF frequencies.


The program next compares the data against several thresholds. It performs four principal checks. First, after finding the strongest signals in the high- and low-frequency groups, it simply determines whether any valid DTMF tones are present at all. If the strongest signals are not above a minimal value (2<sup>-12</sup> in Fig 3's program), the program does no more processing and begins collecting another sample set.

Second, if valid DTMF tones are present, the program checks the strongest signals in the low and high (row and column) groups for twist—the ratio of the row-tone amplitude to the column-tone amplitude. This ratio must be between certain values for the DTMF tones to be valid. (Because of the frequency response of telephone systems, the high tones are attenuated. Consequently, the phone company doesn't expect the high and low groups to have exactly the same amplitude at the receiver, even though they were transmitted at the same strength.)

Third, the program compares the amplitude of the strongest signal in each group to the amplitudes of the rest of the tones in its group. Again, the strongest tone must stand out from the other tones in its group by a certain ratio.

Finally, the program checks to see that the strongest signals are above one threshold while their corresponding second harmonics are below another threshold. Checking for strong harmonics insures that the DSP system won't confuse speech for DTMF signals. (Speech has significant even-order harmonics; DTMF signals don't.)

Fig 8—The tone-decoder program does far more than simply detect the presence of DTMF signals; it also performs an elaborate series of checks to ensure that the tones are within specifications and that a valid tone is new data that must be acted on.



The DTMF-decoding program checks the signal pair to establish tone validity, and then it determines whether the pair constitutes new information.

If the DTMF signal pair passes all these comparisons, then it's a valid tone pair that corresponds to a digit. Just because it's valid, however, doesn't mean that the corresponding digit is necessarily new information. The remaining two steps of the program compare the current digit to the two most recently derived digits. First, the program checks to see if the current digit is the same as the second-to-last digit. If they match, then the program assumes the tone hasn't changed lately. If they differ, it performs one final check to see if the current digit matches the last digit received. If these are the same, then the DTMF tone has changed recently and remained stable for two iterations. This means you finally have a valid new digit. If they don't match, it means the tone has changed since the last sample was acquired but hasn't remained stable long enough. Consequently, the program loops back without signaling that a new digit has arrived. If the new tone is really valid and stable, the next iteration of the algorithm will recognize the digit as valid because the new current digit will now match the previously received digit.

There are two reasons for checking three successive digits at each pass. First, the check eliminates the need to generate hits every time a tone is present; acknowledging it only once is enough. As long as the tone is present, it can be ignored until it changes. Second, comparing digits improves noise characteristics and speech immunity.

The implementation of the decoder algorithm follows the specification listed in **Table 2**. The TMS32010's Harvard architecture separates data and program memory. The data memory is on chip. The program keeps the tables required by the decoding algorithm in on-chip data memory. These tables take up more than half the available data-memory locations. Depending on your application, you might have to store the tables in program memory and move the tables onto the chip every time the decoding algorithm runs. This will free the on-chip memory for other uses, but it will obviously increase the decoding algorithm's execution time.

#### Checking the decoder's performance

Evaluating the performance of a DTMF decoder is more difficult than evaluating the performance of a DTMF generator. You can check the generator very simply with a spectrum analyzer. To test the decoder, on the other hand, you have to determine not only that it will decode valid tones, but that it will both reject invalid signals and operate properly in the presence of

noise. Testing the decoder using AT&T's published test method is an all-day affair and requires a specific instrumentation suite. Prerecorded tapes of various test tones speed things considerably. For example, Mitel's (San Diego, CA) \$90 CM7291 test cassette tape cuts the evaluation time of DTMF tone receivers to less than 90 minutes, according to the company (Ref 4).

The TMS32010's DTMF decoder was tested against the Mitel test tape. The test results given in **Table 3** indicate that the receiver can detect all tones. And the receiver bandwidths conformed almost exactly to all AT&T specs. There were only three tones for which the decoder was slightly off. In two instances, results were 0.2% too large and, in one instance, 0.2% too small. The other AT&T specs were met perfectly, including the twist's dynamic range at 25 dB, the guard time at 20 msec, and the white-noise test at 24 dBV.

#### References

- 1. Clark, N V, "DTMF Encoder Demonstration," Texas Instruments internal publication, February 1984.
- 2. Oppenheim, A V, and Schafer, R W, Digital Signal Processing, Prentice-Hall, Englewood Cliffs, NJ, 1975 (see Section 6.1).
- 3. Companding Routines for the TMS32010, Application Note SPRA001, Texas Instruments, Dallas, TX.
- 4. Tone Receiver Test Cassette #CM7291, Mitel Technical Data Manual, Mitel Semiconductor, 2321 Morena Blvd, Suite M, San Diego CA 92110. Phone (619) 276-3421.
- 5. Touch-Tone/RTM calling—Requirements for Central Office, AT&T Compatibility Bulletin No 105, August 8, 1975.

#### Author's biography

Patrick C Mock is a systems engineer for Texas Instruments' signal-processing field-applications office (Waltham, MA). He's been with TI for 1½ years and previously worked for Massachusetts General Hospital in Boston. He obtained a BSEE from MIT in 1981. In his spare time he enjoys skiing, karate, and fine restaurants.



#### 20. A Single-Processor LPC Vocoder

Andrew Holck
Digital Signal Processing - Semiconductor Group
Texas Instruments

Wallace Anderson Central Research Laboratories Texas Instruments

Article reprinted with permission from ICASSP '84 Proceedings, IEEE International Conference on Acoustics, Speech, and Signal Processing, San Diego, CA, March 19-21, 1984; copyright IEEE, 1984.

#### A SINGLE-PROCESSOR LPC VOCODER

Andrew W. Holck Texas Instruments Incorporated Semiconductor Group 9901 S. Wilcrest, M/S 6437 Houston, Texas 77099

#### **ABSTRACT**

This paper presents the design of a full-duplex 2400-bit/sec vocoder which implements an LPC-10 algorithm in real time. A single commercially available digital signal processor IC, the TMS32010, is used to perform the digital processing. The TMS32010 code for this vocoder has been run on a software simulator and has been found to be within the real-time constraints of the vocoder design.

#### INTRODUCTION

Tenth-order Linear Predictive Coding (LPC) algorithms have been used successfully in digital speech data compression systems to achieve low bit rates. A main limitation to the use of these systems is the cost of implementation. These costs have been steadily declining as advances in semiconductor technology are made. Recently, programmable signal processing devices have been introduced which incorporate high-speed multiply/accumulate hardware with RAM, ROM, and program control onto a single IC. Compact, low-cost vocoder implementations based upon such signal processing devices have been demonstrated.

One of the challenges of designing a system.based upon these devices is how to efficiently structure the algorithms which are to be implemented. Traditional LPC algorithms perform processing on a frame-by-frame basis which requires the buffering of at least one frame of input speech data. The RAM required to perform this buffering is larger than the internal RAM of currently available programmable signal processing ICs (<512 bytes).

This restriction has been averted in several ways. Many LPC algorithms can be restructured so that the processing is done in a sample-by-sample or "streamed" manner instead of frame-by-frame[11]. This eliminates the need to buffer a frame of speech. The processing required for an LPC vocoder can also be distributed between several processors. The LPC algorithm can be split into the operations of autocorrelation analysis, pitch detection, and synthesis. With a distributed processing approach, a separate processor can be used to implement each of these functions[2].

Wallace W. Anderson
Texas Instruments Incorporated
Corporate Engineering Center
M/S 247
Dallas. Texas 75265

An alternative approach is to provide additional external RAM. The TMS32010 digital signal processor has the capability of accessing external RAM. With added hardware, a relatively large external RAM space can be accessed efficiently with a modest overhead penalty. This feature makes it possible to implement a full-duplex 2400-bit/sec frame-oriented LPC-10 vocoder using a single TMS32010 to perform the digital processing.

#### VOCODER HARDWARE

The vocoder block diagram is shown in Figure 1. Analog speech input is digitized by the analog conversion system, coded into a 2400-bit/sec data stream, and transmitted to an external system through the coded data I/O block. Simultaneously, 2400-bit/sec coded speech data is received from an external system through the coded data I/O block. This data is used to synthesize speech samples which are then converted to a synthesized analog speech signal by the analog conversion system. The extended RAM system provides a larger RAM space than that available internally on the TMS32010.

#### TMS32010 Digital Signal Processor

The TMS32010 is a general-purpose digital signal processor IC which is used in this vocoder to perform the number crunching required to implement the LPC-10 algorithm. The vocoder design requires a processor with fast execution time, processing power, and general-purpose features for stand-alone operation. Fast execution time is achieved through a 200-ns instruction cycle time and a pipelined architecture which enables most instructions to execute in a single cycle. A two's complement 16 × 16-bit single-cycle hardware multiplier with 32-bit result and a 32-bit wide accumulator provide processing power. The multiplier and the accumulator enable the TMS32010 to perform a multiply-accumulate operation in 400 ns. Generalpurpose features which allow the vocoder to be implemented with a single processor include: full-speed execution from external program memory, ability to access external parallel I/O ports, both interrupt (INT) and polling input (BIO) pins, and a full set of bit manipulation and branch instructions. This combination of features, along with internal ROM (1.5K  $\times$  16) and internal RAM (144 × 16) in a single 40-pin package, enables this vocoder design to be much more compact than a similar bit-slice design.




FIGURE 1 - VOCODER BLOCK DIAGRAM

#### **Analog Conversion System**

Codec/filter combochips are commercially available which are tailored for the A/D and D/A conversion of telephone quality signals. One of these chips is used in the analog conversion system to perform full-duplex A/D and D/A conversion, input antialiasing filtering, and lowpass filtering of the output. An oscillator is used to provide the clock for the codec's switched-capacitor filters. The oscillator also generates an 8-kHz strobe which controls the sampling rate of the codec. This strobe is also the interrupt signal for the TMS32010. A shift register is used to perform serial-to-parallel conversion of the codec A/D data and parallel-to-serial conversion of the data sent to the codec D/A by the TMS32010. The TMS32010 uses one fits eight parallel I/O ports to access the analog conversion system. Nine devices are required to implement this block.

#### **Program Memory**

The vocoder requires about 3K words (16-bit words) of the TMS32010's 4K-word program memory address space. Program memory can be implemented in two ways. All 3K words can be implemented off-chip, or the 1.5K words of internal masked ROM can be used and the remaining 1.5K words implemented off-chip.

#### **Extended RAM System**

The TMS32010 accesses the extended RAM system using two of the eight parallel I/O ports. One of the ports is used to ac-

cess the address counter for the RAM and another port is used to access the RAM. The counter increments each time the 2K-word RAM is accessed. The counter hardware can be thought of as an external autoincrementing index register. This feature enables the external RAM to be accessed with a minimum of overhead. The TMS32010 accesses one of the I/O ports in two instruction cycles (400 ns). A buffer is needed to read the output of the counter so that the interrupt routine can restore the counter's contents. Seven devices are required to implement this block.

#### Coded Data I/O

One of the TMS32010's eight I/O ports is used to access the coded data I/O block. This block handles the transfers of coded speech data to and from the external system. The implementation of this block will depend on the characteristics of the external system.

#### **VOCODER SOFTWARE**

The software for the system consists of straightforward LPC routines, organized to take advantage of the TMS32010's architecture. The software is based on the 2400-bit/sec analysis/synthesis modules used in the Speech Command System for the Texas Instruments Professional Computer, which are used only in half-duplex mode. The switch to full-duplex mode was made by interleaving analysis and synthesis modules on a frame basis, using the external RAM to buffer the sampled data.

The analog speech data is processed through a standard codec, operating at an 8-kHz sample rate. The 8-kHz strobe which sets the sampling rate for the codec is also connected to the interrupt pin of the TMS32010. For each interrupt, the TMS32010 reads in an A/D sample and writes out a D/A sample. The input samples are decoded from the codec  $\mu$ -law representation to linear representation through a lookup table stored in the TMS32010 program memory, and are then buffered in the external RAM. Synthesized speech samples in linear format are read from the external RAM, coded to  $\mu$ -law representation through a tree-structured algorithm, and output to the codec.

The analysis is performed by standard autocorrelation analysis, using a 30-ms Hamming window with a 20-ms frame interval. The autocorrelation is done with blocks of 20 samples. For each autocorrelation coefficient, 10 terms are multiplied and accumulated in the 32-bit wide accumulator before performing the processing for the next coefficient. The reflection coefficients are calculated from the autocorrelation coefficients by the LeRoux-Guegen algorithm<sup>[3]</sup>. Pitch tracking is done with the Gold-Rabiner pitch tracker<sup>[4]</sup>. The energy, pitch, and 10 reflection coefficients are then quantized to 48 bits per frame, providing the basic 2400-bit/sec data rate. The lattice structure is used for synthesis, with the parameters being interpolated only at the start of pitch periods.

With the TMS32010 instruction cycle of 200 nanoseconds, there are 625 instruction cycles per sample period, for a total of 100,000 instruction cycles per 20-ms frame period. Out of this total, 87% of the processing capacity is used by the full-duplex processing, exclusive of the coded data I/O. The breakdown of the processing is shown in Figure 2. An interesting result is that the processing time required for analysis (37%) is less than the processing time required for synthesis (39%). This is due to the efficiency of the TMS32010 in performing the autocorrelation function in the spectral analysis.

Spectral Analysis	17%
Pitch Tracking	20%
Synthesis	39%
I/O Overhead	11%
Total	87%

FIGURE 2 - PROCESSOR UTILIZATION (% OF REAL TIME USED)

These timing numbers were derived using an internal simulator on a VAX computer, using previously collected digitized speech files. The simulator models the entire system, including the external RAM and the codec companding, through FORTRAN subroutines linked to the basic TMS32010 simulator. The TMS32010 simulator itself is written in VAX Macro, providing detailed simulation of each instruction, and allowing break and trace points for following the program flow and timing.

The code for the full-duplex vocoder, exclusive of the code required for the coded data I/O, occupies about 70% of the TMS32010's 4K-word (16-bit words) address space. The breakdown of program memory usage is shown in Figure 3. The internal RAM of 144 words is not sufficient for all of the

full-duplex processing. It is used as 128 words for the current process and 16 words associated with the interrupt processing. The 128 words are swapped between internal and external RAM as the process is swapped between analysis and synthesis, so that external RAM is holding the memory state of the non-current process. The breakdown of the external RAM usage is shown in Figure 4.

Initialization and Interrupt Processing	448
Analysis	1106
Synthesis	440
Tables	854
Total	2848

FIGURE 3 - PROGRAM-MEMORY USAGE (16-BIT WORDS)

A/D and D/A Sample Buffers	960
Coded Speech Data Buffers	256
Internal RAM Buffers	384
Hamming Window Constants	240
Pitch Tracker Variables	_ 40
Total	1880

FIGURE 4 - EXTERNAL RAM USAGE (16-BIT WORDS)

#### SUMMARY AND COMMENTS

A compact LPC-10 vocoder can be implemented based upon this design. Approximately 20 commercially available ICs are required to implement this design, excluding the coded data I/O block. Processor loading, ROM usage, and external RAM usage are within system constraints with sufficient margin to handle the interface to an external system. The vocoder hardware is not limited to LPC-10 analysis and synthesis. Other speech or signal processing algorithms can be implemented with similar hardware structures. Since the TMS32010 can execute at full speed from external program memory, one possibility is to implement the program memory with RAM. This feature would give a host system the ability to use the same hardware for different signal processing functions by downloading different programs to the program RAM.

A significant portion of the vocoder hardware is the interface logic for the codec. Future developments are anticipated which will reduce the hardware required for the analog conversion system, provide more flexible A/D and D/A conversion, and reduce the I/O overhead for the A/D and D/A samples[5]. Another significant portion of the vocoder hardware is the extended RAM system. The ability of the TMS32010 to efficiently access external RAM is one of the main features which allows a single TMS32010 to perform the full-duplex LPC-10 processing. Advances in semiconductor technology will allow larger internal RAM spaces, but there will still be the need to efficiently access external RAM. Features could be incorporated into future digital signal processors which would allow efficient access of external RAM with a minimum of external hardware. These features, along with increased internal RAM spaces and processing speed, will allow more and more compact implementations of complex signal processing algorithms.

#### REFERENCES

- [1] Kaltenmeier, A., "Implementation of Various LPC Algorithms Using Commercial Digital Signal Processors," IEEE INT. CONF. ASSP, April 1983, 487-490.
- [2] Feldman, J.A., Hofstetter, E.M., and Malpass, M.L., "A Compact, Flexible LPC Vocoder Based on a Commercial Signal Processing Microcomputer," IEEE TRANS. ON ASSP, Vol. ASSP-31, February 1983, 252-257.
- [3] LeRoux, J., and Gueguen, C., "A Fixed Point Computation of Partial Correlation Coefficients in Linear Prediction," IEEE TRANS. ON ASSP, June 1977, 257-259.
- [4] Gold, B., and Rabiner, L.R., "Parallel Processing Techniques for Estimating Pitch Periods of Speech in the Time Domain," JOURNAL ACOUST. SOC. AMER., Vol. 46, No. 2, August 1969, 442-448.
- [5] Robertson, S.J., Feger, W.E., and Hester, R.K., "Analog Interface Chips for Audio Band Digital Signal Processing," IEEE INT. CONF. ASSP, March 1984.

# 21. The Design of an Adaptive Predictive Coder Using a Single-Chip Digital Signal Processor

M. Randolph Linclon Laboratory Massachusetts Institute of Technology

Technical report reprinted with permission from Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, MA, January 11, 1985.

## PREFACE

Speech processing is one of the first applications of digital signal processing. With the advancement of commercially available digital signal processors, speech processing algorithms can now be implemented in compact, low-power systems. These systems are now widely used in both commercial and military applications. Some of the applications are voice-mail, voice store-and-forward, secure communications, voice response for secure/warning systems, and speaker-dependent/-independent recognition.

Speech algorithms are typically complex and large in program size. For the algorithm to be executed in real time, the speech processor must finish computing all necessary steps before the next frame of data is received. A speech processing system also carries a heavy I/O load intensity. The Texas Instruments TMS320 processors' fast instruction cycle and parallelism in the architecture allow many speech processing algorithms to be performed in real time. The processors' large address range (4K words of program for the TMS32010 and 64K words for the TMS32020) meet large memory requirements of many complex speech algorithms. The TMS320 can also access external I/O devices efficiently, thus eliminating the need of buffering large arrays of speech data. Finally, the TMS320 exhibits some common characteristics of general-purpose microprocessors, such as a rich instruction set and hardware/software interrupts, which make them very easy to use. Because of these features, the TMS320 digital signal processors have been widely adapted as the speech processor for many speech processing systems. Some of these systems are: IBM's Voice Communications Option, <sup>1</sup> Votan's Plug-in/Card for IBM PC, <sup>2</sup> TI-Speech System, <sup>3</sup> and DECtalk Text-to-Speech System.

The TMS320 can be used to implement speech algorithms at a variety of data rates. In the Telecommunications section of the book, two speech algorithms, 32-kbit/s ADPCM and 16-kbit/s subband coding, have been included. In the Computers and Peripherals section, this report from MIT was chosen to give the designer an appreciation of the requirements of a processor for speech processing applications. In the report, a speech algorithm at 9.6-kbit/s using Adaptive Predictive Coding (APC) was thoroughly studied. The TMS32010 was selected as the most suitable device for implementing a compact APC speech system. The design considerations of critical loop, control logic, and memory allocation are performed and included. A preliminary hardware design consisting of a TMS32010, 2K words of program memory, and 2K words of data memory is included. TMS32010 codes for performing major steps of the APC algorithm are listed in the appendices of the report. These include Average Magnitude Difference Function (AMDF) pitch estimation, pitch prediction coefficient calculation, combined-first residual and autocorrelation computation, Leroux-Gueguen recursion for LPC Parcor coefficients computation, predictive quantizer loop, receiver loop, and I/O service routine.

Although the report does not give a cookbook solution to the implementation of APC, the material included provides enough ingredients for readers to construct an APC system and a wide range of vocoder derivatives. For example, the hardware configuration and a subset of the TMS32010 code in the appendices can be used as references for creating a TMS32010-based pitch-excited LPC vocoder at 2400 bps. Some of the useful routines for the 2400 bps LPC are AMDF pitch estimation, autocorrelation computation, Leroux-Gueguen recursion for LPC Parcor coefficients computation, receiver loop, and I/O service routine.

The references given below may be helpful to the reader of this report.

## REFERENCES

- IBM Product Announcement: IBM Personal Computer Voice Communications Option (October 15, 1985).
- 2. Votan Product Brochure: VPC 2000 Plug-in Card for IBM PC.
- 3. Texas Instruments Product Brochure: TI-Speech System.
- 4. Digital Equipment Corporation Product Brochure: DECtalk Text-to-Speech System.

## MASSACHUSETTS INSTITUTE OF TECHNOLOGY LINCOLN LABORATORY

## THE DESIGN OF AN ADAPTIVE PREDICTIVE CODER USING A SINGLE - CHIP DIGITAL SIGNAL PROCESSOR M.A. RANDOLPH Group 24

TECHNICAL REPORT 11 JANUARY 1985
Approved for public release; distribution unlimited
LEXINGTON MASSACHUSETTS

## ABSTRACT

A speech coding processor architecture design study has been performed in which the Texas Instruments TMS32010 has been selected from among three commercially available digital signal processing integrated circuits and evaluated in an implementation study of realtime Adaptive Predictive Coding (APC). The TMS32010 has been compared with the AT&T Bell Laboratories DSP I and Nippon Electric Co. uPD7720 and was found to be most suitable for a single chip implementation of APC. A preliminary system design based on the TMS32010 has been performed, and several of the hardware and software design issues are discussed. Particular attention was paid to the design of an external memory controller which permits rapid sequential access of external RAM. As a result, it has been determined that a compact hardware implementation of the APC algorithm is feasible based on the TMS32010.

## 1. INTRODUCTION

Recently, several digital signal processing integrated circuits (DSPs) have become commercially available. These devices possess significant computational capability and permit a variety of speech processing algorithms to be implemented in compact, low power systems. In this report we summarize the results of a processor design study in which the Texas Instruments (TI) TMS32010, the Nippon Electric Co. (NEC) µPD7720, and the AT&T Bell Laboratories DSP I have been evaluated for the task of implementing real-time Adaptive Predictive Coding (APC). We have surveyed the architectural features of these three DSPs and have compared and contrasted their expected performance in implementing real-time APC.

Digital signal processors are typically benchmarked using some of the more common signal processing algorithms such as digital filters and FFTs. They are usually compared solely on the basis of the execution times of these computations. Unfortunately, we have found that in evaluating DSPs for real-time speech coding applications, these typical signal processing benchmarks do not provide us with complete information. For this reason, we have chosen to use an actual speech coding algorithm, real-time APC, as a benchmark. The decision to use APC was based on a number of factors. First, it is an algorithm of moderate to high complexity that requires a processor with considerable numerical processing capability. In addition, it requires a processor which can access an extensive amount of memory.


It therefore provides a reasonable indication of the processing power of a particular digital signal processor. Secondly, it fits within the category of medium- to low-bit rate speech coding algorithms which we are currently interested in implementing at Lincoln Laboratory. We postulate that a DSP's ability to implement APC is reasonable assurance that comparable algorithms could also be implemented on that DSP.

This report shall be organized as follows. In section 2, we describe pertinent aspects of the APC algorithm as they relate to the algorithm's implementation. In Section 3, we briefly review and compare the architectural features of the three digital signal processors that we have considered. In Section 4, we summarize a software/hardware implementation of the APC algorithm based on the TMS32010.

## 2. ADAPTIVE PREDICTIVE CODING

In the present section, we briefly outline the fundamentals of the APC algorithm. This discussion is intended to serve as a means of introducing our own terminology and notation. We have chosen not to develop the theory upon which the algorithm is based. For a more complete treatment of APC in terms of its theoretical aspects, we refer the reader to a report by Viswanathan, et al., [16], which is a comprehensive review of the theory and also describes several variations and improvements that have been made upon the APC algorithm. For the purpose of this study, we have considered the APC algorithm in its most basic form. This particular version of the APC algorithm is similar in structure to the original proposed by Atal and Schroeder [2]. A block diagram is shown in Fig. 1. Figures 1 (a) and (b) are the APC analyzer and synthesizer, respectively. In the analyzer, two predictors are employed for removing presumed redundancy in the input speech signal and are arranged in a feedback loop surrounding a one-bit quantizer. The predictor A(z) is a spectral predictor and is intended to remove the redundancy in the speech signal which is due to its quasi-stationary spectral properties. The spectral predictor has the polynomial transfer function

$$A(z) = \sum_{i=1}^{P} a_i z^{-1}$$
 (1)






Figure 1. Block Diagrams of APC (a) Analyzer and (b) Synthesizer

where the coefficients  $a_i$  are the spectral predictor coefficients and the parameter P is the prediction order. The spectral predictor coefficients are obtained from linear prediction methods which will be outlined below. The prediction order, P, is usually a specification of the particular implementation and is typically equal to 4. The second predictor, B(z), is the pitch predictor. It removes redundancy in the speech signal that is due to the quasi-periodicity of voiced sounds. The pitch predictor has the transfer function

$$B(z) = \alpha z^{-T} \tag{2}$$

where  $\alpha$  is the pitch prediction coefficient and T is the estimated pitch period.

In the block diagram of Fig. 1, we show pitch prediction being followed by spectral prediction. At sample n, the predicted speech signal, s[n], is subtracted from the incoming speech signal, s[n], and the resulting residual, d[n], is quantized, coded and transmitted to the receiver. The quantized residual is also fed back within the analyzer loop.

In the receiver, the spectral prediction signal is computed first and is added to the received residual before the pitch prediction signal. The pitch prediction signal is then added in, and the resultant synthesized speech signal is passed to a digital to analog converter for the reconstruction of the analog speech signal.

The one-bit quantized residual fed back within the analyzer and the decoded residual  $\overline{d}[n]$  in the receiver are both unit variance signals and are scaled by a multiplicative factor q. The factor q is an estimate of the standard deviation of d[n] and forces the quantized residual signals in both the analyzer and the receiver to be equal to the original residual, d[n], with the addition of quantization noise.

The methods used to compute the APC side parameters a, T, ai and q are understood by viewing the prediction operations in the time domain. Removal of the pitch redundancy in the input speech signal can be written as the difference equation

$$e_1[n] = s[n] - \alpha s[n-T]$$
(3)

in which the signal e<sub>1</sub>[n] is referred to as the first residual. If the signal s[n] were exactly periodic, and if T were computed without error, the coefficient a would equal one, and the first residual would be identically equal to zero. However, since speech is never exactly periodic and since the pitch estimation process employed in APC does produce errors, the first residual can never be identically zero in any practical sense. Thus, once the pitch period has been determined, a is estimated in a manner which minimizes the mean square energy in the first residual. This results in the following expression for a, the normalized correlation coefficient

$$\alpha = \frac{\sum_{n=0}^{N-1} s[n]s[n-T]}{\sum_{n=0}^{N-1} s[n-T]s[n-T]}$$
(4)

Computing the spectral predictor is actually the linear prediction analysis problem. In this context, instead of performing the analysis on the speech signal, linear predictive analysis is performed on the first residual, e<sub>1</sub>[n]. Linear prediction methods have been examined thoroughly in the literature and several solutions to the resulting normal equations have been proposed (see for example [10], [11], and [12] for solution methods). In the implementation of APC given in this report, we have used the autocorrelation method of solving the linear prediction normal equations. Standard algorithms, such as Levinson's recursion and the LeRoux-Gueguen recursion, which allow the predictor coefficients to be obtained from the first P+1 autocorrelation values, have both been considered.

The parameter q, as we have mentioned above, is an estimate of the standard deviation of the residual d[n] and is used to scale the standard deviation of the quantized residual  $\tilde{d}[n]$  in the analyzer and d[n] in the receiver to the same level as  $\tilde{d}[n]$ . Thus, when the quantized residual is used in the feedback loop in the analyzer, the reconstructed first residual  $\tilde{e}_1[n]$  and the reconstructed speech  $\tilde{s}[n]$  become equal to  $\tilde{e}_1[n]$  and r[n], the first residual and speech signals in the receiver in the absence of transmission errors. Note also that all of these signals will have been degraded by the identical quantization noise introduced at the analyzer.

The pitch period, T, can be estimated using any number of methods in APC. However, practical considerations permit only simple methods to be employed and pitch errors will typically be introduced. This is not a major disadvantage, however, since pitch errors do not severely degrade the quality of the resynthesized speech in APC. In most APC implementations, pitch period estimates are obtained using either autocorrelation analysis or the average magnitude difference function (AMDF) [14]. In the auto correlation method, the autocorrelation function is computed for each frame of speech. The distance in lags between its peaks is taken as the pitch estimate. In the AMDF method, the method

most often employed in real-time APC, the average magnitude difference function is substituted for the autocorrelation function and is computed in a manner very similar to the autocorrelation function for each frame of speech. The distance between nulls in the AMDF is taken as the pitch estimate. In this study we have used the AMDF method and have employed the following technique. To limit the number of computations, only certain values of T, Ti, corresponding to fundamental frequency values in the range from 50 to 400 Hz are used. These values of Ti are precomputed and stored in a table. The AMDF, D[Ti], rewritten as

$$D[T_i] = \sum_{n=0}^{N-1} |s[n] - s[n-T_i]|$$
 (5)

is computed for each value of Ti. The value of Ti which gives the minimum AMDF value is taken as the pitch estimate. Another measure often taken to minimize the number of computations is to compute the AMDF summation for every fourth sample of s[n] and s[n-T], skipping three samples in between. We have also taken this step to minimize the computation time.

## 2.1 Implementation Issues and Discussion

In a real-time implementation of APC, the side parameters T, a, ai, and q are usually computed as background tasks while in coming speech is pre-emphasized and buffered by foreground I/O handling routines. This method of arranging the computations into background and foreground routines immediately imposes several requirements on the DSP that is used to implement the algorithm. The most obvious requirement is speed. In order to process speech data in real time, the DSP must be capable of executing a large number of machine instructions within the duration of a speech analysis frame. Another important issue is the size of the memory that the DSP either possesses on chip or can access externally. The memory requirements are large because computing much of the APC algorithm in the background demands that the speech data be double buffered. Multi-tasking foreground and background routines also requires a DSP capable of controlling a relatively large number of external I/O sources through the use of an interrupt mechanism. In the following section we shall see how these computational and control requirements of real-time APC translate into DSP architectural requirements.

In this section we have summarized some basic aspects of the APC algorithm. For the purpose of brevity, we have chosen not to describe several of the measures taken which improve APC's performance. For example, much of the research in Adaptive Predictive Coding has been involved with improving the performance of the predictive quantizer loop. These efforts include modifying the spectral predictor filter so that it shapes the quantization noise in ways which better match the masking properties of the auditory system [3]. Other efforts have included the development of various

segmental quantization techniques that require that the quantization gain term, q, be computed several times per frame (on the order of 10) instead of just once as we have described [16]. The effect here, also, is to better control the properties of the quantization noise. Although including these techniques would strongly affect the execution of APC in any of the processors evaluated in this study, we felt that including them in the evaluation process would not provide further insight in assessing the relative performances of the DSPs.

## 3. DSP SELECTION

Before the existence of digital signal processor integrated circuits, DSPs employed in real-time signal processing architectures served primarily as number-crunching peripherals. In these systems, conventional microprocessors (e.g., the Intel 8085 and the Motorola 68000) served as central processing units that controlled the flow of data throughout the system and in and out of these peripherals. Although these implementations have been relatively small in size, smaller configurations have become possible by integrating more system control functions inside the DSP itself.

For the remainder of this section we will review the architectures of the AT&T Bell Laboratories DSP I, the Nippon Electric µPD7720, and the Texas Instruments TMS32010. We shall focus on each DSP's on-chip memory size and on the feasibility of supplementing this internal memory with external RAM. Secondly, we shall focus on each DSP's system control capabilities and evaluate its ability to manipulate the various data paths in a system.

## 3.1 AT&T Bell Laboratories DSP I

The digital signal processing integrated circuit initially considered in our study was the Bell Laboratories DSP I. The DSP has been successfully employed in other moderate complexity mid-rate coders at Bell Laboratories, such as Sub-band Coding [6] and ADPCM [4]. It therefore became a candidate for implementing real-time APC.

A complete description of the Bell Labs DSP architecture can be found in [5]. It features:

- a 1024 x 16 bit on-chip ROM for program and coefficient storage,
- a 128 x 20 bit on-chip data RAM,
- an extensive set of memory address registers and a separate address arithmetic unit,
- an Arithmetic and Logic Unit which features a 16 x 20 bit multiplier and a 40-bit accumulator.

The Bell Labs DSP architecture also features a great deal of parallelism which permits its relatively slow 800 nsec machine cycle time to be effectively reduced to 200 nsec by a 4-stage instruction pipelining mechanism. However, instruction pipelining is not always possible in many signal processing operations and is generally effective only in the type of computations required of digital filters and correlators

(i.e, register transfers, multiplies and adds). Therefore, the Bell Laboratories DSP's 800 nsec cycle time is prohibitively slow for the implementation of many signal processing algorithms such as autocorrelation coefficient calculations and the other computations required in APC.

Aside from its relatively slow machine cycle time, we perceive that the major problem involved in using the Bell Laboratories DSP for real-time APC implementation is the necessity for transferring speech and other data between external memory and the limited on-chip RAM. The use of RAM is essential because the 128 word internal RAM that the DSP provides is inadequate for storing the large speech buffers required for background computation of the APC side parameters. The DSP allows external memory to be substituted for the internal 1K program/coefficient ROM through a reconfiguration of the device and by using the multiplexed address/data bus which is brought off-chip. Unfortunately, external RAM cannot be substituted for the on-chip ROM because the DSP has no external memory write capability that directly utilizes this data bus.

The architecture of the DSP supports serial I/O with external devices through the use of asynchronous serial interface lines which could be used for transferring data to an off-chip memory. However, there are two problems associated with an approach which would utilize the serial data ports for memory I/O. The first problem is that the serial lines must be multiplexed between the memory and normal I/O devices, such as codecs and modems that would ordinarily communicate with the DSP. This problem could possibly be fixed by using external hardware that would arbitrate among these sources of data. The second, more critical problem, is data throughput. The following sample calculation determines the amount of time that would be required for serial I/O in computing an AMDF pitch estimate and illustrates the nature of the data throughput problem. At the maximum input clock rate, the DSP requires 400 nsec/bit to bring data on-chip. Therefore, reading a 16-bit word from memory would require 6.4 usec. For each point in the AMDF summation, two speech samples, s[n] and s[n-T], must be read from external memory. Assuming that a frame consists of 160 samples and that 3 samples are skipped between summations, computing the AMDF for a single value of T would require 2x40x6.4 sec or 0.51 msec. Computing the AMDF for 60 values of T would require that 30.7 msec be spent in memory I/O alone. This is in excess of common speech analysis frame durations and, thus, demonstrates that using the Bell Labs DSP to implement APC in this fashion is infeasible.

## 3.2 The Nippon Electric Co. $\mu$ PD7720 Signal Processing Interface

The NEC  $\mu$ PD7720 Signal Processing Interface (SPI) has been used previously at Lincoln Laboratory in a compact linear predictive vocoder implementation [7]. The success experienced with the NEC  $\mu$ PD7720 in this project prompted us to consider the NEC  $\mu$ PD7720 as a candidate for implementing real-time APC. The NEC  $\mu$ PD7720 architecture is described in [13] and features:

- a 512 x 23-bit program ROM,
- a 510 x 13-bit data coefficient ROM.
- a 128 x 16-bit data RAM,
- a 250 nsec 16 x 16-bit parallel multiplier which gives a 31-bit result.

Although the NEC μPD7720 has several characteristics in common with the Bell Labs DSP, significant advantages are apparent when the two DSPs are compared. These advantages include an enhanced I/O structure, interrupt service capabilities, and a 4-level stack which provides for up to 4-level nesting of subroutines. The I/O structure contains several features which enable the NEC μPD7720 to be easily interfaced with a conventional microprocessor/controller, including an 8/16-bit parallel I/O data port which attaches directly to a system data bus. The NEC μPD7720 allows this data port to be configured for DMA mode data transfers between it and other system devices. This DMA capability ideally permits speech and other data to be loaded into the NEC μPD7720 in 128 word blocks for parameter computation (see discussion below).

A typical system architecture employing several NEC  $\mu$ PD7720 SPIs is shown in Fig. 2. An architecture similar to this was implemented in the Lincoln Laboratory compact LPC vocoder, and we assert that an APC implementation based on the NEC  $\mu$ PD7720 SPI would also resemble the architecture shown in Fig. 2. A conventional microprocessor is employed as a system controller. In the figure, we have indicated that an Intel 8085 could serve in this function; however, a number of other commercially available microprocessors could be used as well. The primary purpose of the system controller is to manipulate the data paths among the multiple NEC  $\mu$ PD7720 SPIs in the system.

Although we have shown an indefinite number of SPIs being deployed in the system shown in Fig. 2, we can assume that at least two (most likely three) SPIs will be needed to implement APC. As was true of the Bell Labs DSP, the SPI possesses only 128 words of internal RAM which is insufficient for the data buffering requirements of APC. However, since the data throughput of the NEC µPD7720 SPI is considerably faster, it is possible to spread the memory requirements among the several SPIs in the system and have these devices pass data among themselves under the direction of a system wide controller. Another alternative is to deploy a separate external RAM with a seperate DMA controller. Both of these approaches have been included in the architecture shown in Fig. 2. The DMA controller in the system architecture is used to handle block (and stream) data transfers between the SPIs and the external RAM, and the control microcomputer is used to control the data flow between the SPIs.

In addition to the large amount of memory required, the computational requirements of real-time APC also make it necessary that several SPIs be used. We base this assumption on the distribution of the computational load in the Lincoln Laboratory LPC vocoder design [7]. The real-time LPC implementation, although requiring very little memory for data buffering, requires three SPIs. The LPC and APC algorithms are of comparable complexity and three NEC µPD7720 SPIs, or possibly more, will most likely be necessary for APC.

When discussing the drawbacks of the Bell Labs DSP, we pointed out that most of the processing time required for computing the APC critical loops is spent accessing external memory. AMDF pitch estimation was the particular example cited. The Bell Labs DSP was ruled out because its I/O




Figure 2. A Typical System Architecture Employing the NEC μPD7720

structure was not conducive to extensive use of external memory. A similar situation exists with the NEC µPD7720 SPI; however, it is less severe. The NEC μPD7720 possesses an equal amount of internal RAM as the Bell Labs DSP, and factors alluded to previously dictate that speech and other data be stored in external memory. An additional factor which makes the use of the NEC µPD7720 internal RAM undesirable is the internal memory pointer system that the NEC µPD7720 provides. It was discovered when programming the NEC µPD7720 for LPC [9] that a significant amount of overhead was devoted to manipulating these internal memory pointers. This programming inconvenience makes stream processing of data in the APC algorithm preferable over the use of block processing methods, which would buffer data needed for parameter computation in internal RAM.

Assuming data is to be processed in a stream fashion, we were able to approximate the execution times of some of the critical loops of the APC algorithm. Assuming external control of the system data paths, as shown in Fig. 2, approximately 4 µsec per 16-bit word are required to exchange data with external memory [8]. If one adds these numbers up, the approximated execution time of the AMDF pitch estimation algorithm is in excess of an analysis frame duration. However, the execution times of the remaining APC critical loops are each shorter than the assumed frame duration of 20 msec, thereby making a NEC µPD7720 based implementation of real-time APC feasible if an alternative pitch estimation algorithm to the AMDF method is used. These results are particularly encouraging, since it has already been demonstrated in the Lincoln Laboratory compact LPC vocoder that the more sophisticated, but less memory intensive, Gold pitch estimation algorithm can be programmed to run in the NEC µPD7720 in real time.

From these observations it seems that a real-time implementation of APC based on the NEC  $\mu$ PD7720 SPI is feasible. The architecture of such a system would most likely resemble the one shown in Fig. 2. Further determination of the specific hardware and software complexity, such as the exact number of NEC  $\mu$ PD7720 SPIs that would be required, has not been undertaken and, of course, would be the next step. Instead, our attention has been directed towards determining the feasibility of the Texas Instruments TMS32010.

## 3.3 Texas Instruments TMS32010

The Texas Instruments TMS32010 effectively combines the high numerical processing power of the NEC  $\mu$ PD7720 SPI with the control, data manipulation, and storage capabilities previously found only in general purpose microprocessors. A full description of the Texas Instruments TMS32010 architecture is given in [15]. We have highlighted some of its features here. They include:

- a 1500 x 16-bit internal ROM, an external ROM/RAM memory address space of up to 4K words.
- a 144 x 16-bit internal RAM, eight 16-bit parallel I/O ports,

- a 200 nsec 16 x 16-bit parallel multiplier with a 32-bit ALU/accumulator,
- a 200 nsec machine cycle time.

The most important advantage that the TMS32010 offers over the Bell Laboratories DSP and the NEC  $\mu$ PD7720 SPI is its 12 bits of external memory address space. A 16-bit word can be accessed from external ROM/RAM in two to three machine cycle instructions. We have found that based on this relatively short memory access time, the sum of the execution times of all of the critical loops of the APC algorithm is less than a 20 msec frame duration (see Section 4.2 below). Therefore, the APC algorithm could most likely run in real-time in a single chip, TMS32010-based system.

The TMS32010 provides two modes of accessing offchip memory. In mode I, the TMS32010 generates the necessary memory addresses internally, and data is transferred over the 16-bit data bus. In mode II, the TMS32010 transfers data over its parallel I/O ports. Although both modes of external memory access physically involve the data bus, the differences between these two modes are important. Mode I memory transfers are effected by executing a three machine cycle TBLR or TBLW instruction in the TMS32010. When executing these instructions, the contents of the CPU accumulator are taken and used directly as the memory address. In mode II memory transfers, a two machine cycle IN or OUT instruction is executed. For these instructions the least significant three bits of the address bus contain a port address which can be decoded externally to select one of eight devices that are to send or receive data from the TMS32010 over the data bus. When the I/O ports are used for memory access, ROM/RAM addresses must be provided externally. The trade-off between using these two modes of memory I/O is one made between hardware and software efficiencies. Although the TBLR and TBLW instructions nominally require three machine cycles to execute, extra machine cycles are typically required for saving and restoring the contents of the accumulator which are involved in the ongoing computation. As a result, instead of three machine cycles being required for memory I/O, the amount of time often turns out to be on the order of seven to eight machine cycles. On the other hand, memory I/O involving the data ports is guaranteed to require no more than two machine cycles. The disadvantage in the case of mode II is that external hardware is needed for generating the required memory addresses.

## 3.4 Discussion and Summary

With ample external support hardware, any of these DSP integrated circuits could be used to implement real-time APC. However, given that the implementation should require a minimal amount of hardware, the TMS32010 seems to be the best alternative among the three. Using the AMDF pitch estimation computation as a comparison task, the Bell Labs DSP would require the most extensive amount of external support hardware followed by the NEC  $\mu PD7720$  requiring an external memory controller and a control microcomputer,

and, lastly, the TMS32010 requiring just an external memory controller.

In this section we have made comparisons of these DSPs based primarily on their memory accessing capabilities. Another important distinguishing feature which allows these DSPs to be compared is their capability for providing foreground/background multi-tasking of computations. In this respect, we require a DSP to have the ability to handle interrupts. As far as satisfying this particular requirement, the Bell Labs DSP does not support interrupts while the NEC uPD7720 and the TMS32010 do.

Based on the issues discussed in this section the TMS32010 is the processor of choice among the three DSPs that we have evaluated for the task of implementing APC. Although complete evaluations based on speech coding algorithms other than APC have not been carried out, it is reasonable to assert that the TMS32010 would be most appropriate for a variety of other moderate complexity speech coding algorithms as well.

## 4. APC PROCESSOR DESIGN

For the remainder of this report, we shall summarize the results of this APC processor design study by briefly describing one possible hardware/software implementation of real-time Adaptive Predictive Coding using the Texas Instruments TMS32010. Because the basic APC structure described in Section 2 will support a variety of speech sampling and data transmission rates, we begin this summary of the algorithm's implementation by describing, in closer detail, the specifications of the APC algorithm that we propose to implement. In Section 4.2 we give results of a critical loop timing study, and we describe a control strategy for fitting together the various software components of the APC algorithm. We have concluded from this programming exercise, in which the critical loops of the APC algorithm were coded in the actual TMS32010 instruction set, that the most important consideration in designing the software for APC is the fashion in which data is stored in memory. In Section 4.3 we describe one possible memory allocation scheme. We close our discussion of the APC implementation by describing the hardware requirements. We have concluded from performing a preliminary hardware design that the majority of the hardware design effort must be directed towards providing a high speed interface with memory external to the TMS32010, and to developing a method of communicating with several external input/output devices under interrupt control. The details of this preliminary hardware design are summarized in Section 4.4.

## 4.1 Algorithm Specifications

In Section 2 we outlined the structure of the APC algorithm. The structure described in Section 2 will support a range of data transmission and speech sampling rates. The version of the APC algorithm chosen for this study is

intended to operate at a transmission rate of 9.6 Kbps and at a sampling rate of 8000 samples/sec. The average frame duration is in tended to be 20 msec which corresponds to an analysis frame size of 1601 samples. The transmission frame size for this sampling rate is 192 bits which are allocated among quantized residual and side parameters as shown in Table I.

Table 1. Bit Allocation per Frame

QUAN	QUANTITY				
d[n]	Residual	157			
т	Pitch	6			
α	Pitch Predictor Coefficient	4			
q	Quantizer Level	5			
k <sub>1</sub>		5			
k <sub>2</sub>	Reflection Coefficients	5			
k <sub>3</sub>		5			
k4		5			
	TOTAL	192			

## 4.2 Critical Loop Timing and Control Strategy

The first step actually taken in the evaluation of the TMS32010 was a critical loop timing study in which the various portions of the APC algorithm were coded in the TMS32010 instruction set and approximate execution times of the code were calculated. This critical loop timing study was useful in obtaining two types of information. First, it has given us some benchmark timing figures which could be used as an objective measure for comparing the TMS32010 against the other digital signal processing integrated circuits. Secondly, this timing data provided information which was later used in decisions affecting the hardware design.

Two versions of several of the critical loops were coded. In version I of the code, TBLR and TBLW instructions were used to transfer data to and from off-chip memory. In version II, the data port I/O instructions, IN and OUT, were used to transfer data to external RAM. We have summarized the execution times of the software units in Table II. All of these execution times are based on a 200 nsec machine cycle time. Listings of the code written for these critical loops appear in the appendices. From examining the

<sup>&</sup>lt;sup>1</sup>Note that the frame duration is measured with respect to the transmission and receiver modem clocks which are asynchronous to the sampling rate clock. Therefore, the analysis frame may deviate slightly from the 160 sample normal size.

Table 2. Summary of Critical Loop Execution Times

OPERATION	VERS	ION I	VERS	VERSION II		
	EXECUTION* TIME (msec)	% REAL TIME	EXECUTION* TIME (msec)	% REAL TIME		
AMDF Pitch Estimation	10.80-11.00	54.0-55.0	6.60	33.0		
ALPHA Calculation	.92	4.6	.62	3.1		
1st Residual Calculation & LPC Autocorrelation Analysis	3.18	15.9	2.92	14.6		
Reflection Coefficient Calculations	.16	.8	.16	.8		
Predictive Quantizer	2.84	14.2	1.40-2.16	7.0-10.8		
Receiver Loop	2.00	10.0	1.60	8.0		
ADC-DAC I/O	1.09-1.28	5.4-6.4	1.09-1.28	5.4-6.4		
Transmit Modem I/O Handler**	1.40	7.0	1.4	7.0		
Receive Modem I/O Handler**	1.40	7.0	1.4	7.0		
Total	23.79-24.18	119.0-120.9	17.19-18.14	86.0-90.7		

<sup>\*</sup>Execution time per frame

execution times of the critical loops in Table II, it is apparent that the code which incorporates the TBLR and TBLW mode of external memory access could not execute within a 20 msec frame duration.

Thus, if only one TMS32010 were used, we would not expect the algorithm to execute in real time. One therefore would have to partition the APC algorithm among two or more TMS32010 DSPs. On the other hand, if the I/O ports are used for transferring data to external memory in conjunction with external memory address generators, it seems possible that a single TMS32010 would be all that is needed.

During our study we briefly examined the trade-offs between implementing a single TMS32010-based APC processor versus one which incorporates two TMS32010 DSPs with version I of the APC software partitioned. Although a dual TMS32010-based processor possesses potentially more processing power, it is difficult to make effective use of it due to interprocessor communication overhead. In designing a dual TMS32010 architecture, the first task is to find a reasonable partition of the APC software between the two TMS32010 DSPs. The most straightforware between the two TMS32010 between the analyzer and synthesizer, would result in an unbalanced distribution of the

computational load. The analyzer requires a significantly greater proportion of the computational resources. In fact, given the execution times of the analyzer loops, it is improbable that a single TMS32010 would be able to execute all of the analyzer routines within the 20 msec frame duration. Therefore, a more uniform partitioning of the APC algorithm, in terms of computational requirements, is needed. This alternative has a more subtle drawback in terms of data communication overhead. Although the APC analyzer software can be segmented into several autonomous units. practically all of these units process the same speech data. If these units are contained in separate TMS32010s, then either entire speech buffers would have to be passed among DSPs or each of the DSPs would have to access identical copies of the same speech data. The first option entails a significant amount of processing time being devoted to I/O among the processors. The second option would require that either memory be shared or data be copied to both TMS32010 processors. Both of these memory management schemes are unduly complex.

After recognizing the difficulties involved in using a dual TMS32010 system, we decided not to pursue this effort and, instead, adopted the single-chip design which uses the I/O ports for transferring data to external memory. For the

<sup>\*\*</sup>These are foreground routines. Execution times were calcultaed by multiplying the per sample execution times by the 160 sample frame size.

remainder of this section and the next, we describe a software control strategy and external memory allocation for this one chip design. We use the term, software control strategy, to refer to the method used to combine software units. Our philosophy in adopting a software control strategy in this APC implementation has been to relegate as much of the computation to background tasks as possible. This allows the foreground routines, which are executed upon interrupt from the external I/O sources, to be simple I/O handlers that merely control the pointers required for buffering the data. In Table II, foreground routines are identified with two asterisks.

The obvious disadvantage of computing the APC routines as background routines is the overall increased demand for memory. However, as we shall illustrate in the following section, the memory requirements of this APC implementation fit safely within the confines of commercially available RAMs.

## 4.3 Memory Allocation

In Fig. 3 we show how memory is allocated among the APC software units. A total of 2048 words of RAM are required and have been divided among eight 256-word pages. The 256-word page size is used to accommodate the use of 8-bit external address generators which are used as memory pointers as described in the next section. Computing the analyzer routines as background tasks normally requires that the incoming speech be double buffered. Actually, triple buffering is used. The extra buffer, stored on a separate page, is provided for storing the previous pitch period of speech that is necessary in computing the pitch period estimate. T. the pitch predictor coefficient,  $\alpha$ , and the first residual signal, e<sub>1</sub>[n]. During these calculations, the speech sample s[n-T] is needed and, depending on the value of T, could reside on the previous pitch period page. The two buffers of input speech used in these background computations, the current processing frame and the previous pitch period, are arranged contiguously on pages 0 and 1 so that the same 8-bit memory pointer, with the addition of a 9th bit used for page crossing, can be used to access these two pages of data as a single 512-word block. We have thus eliminated the overhead in software involved in page crossing. The 9th bit of the pointer to speech sample s[n-T] is set by the hardware when it reaches the end of page 0. A separate pointer to the speech sample s[n] is initialized to the bottom of page 1 and never crosses the 0/1 or the 1/2page boundaries.

The reconstructed speech signals in the analyzer and synthesizer (i.e., the state space of the recursive pitch prediction filters) are stored in pages 2 and 3 which are implemented in hardware as circular buffers. The 256-word buffer size is more than adequate for storing the state space which has a maximum length of 160 points.

Since we have decided to compute the predictive quantizer and receiver loops as background routines, the single bit/sample residual data must also be double buffered, as do the APC side parameters. However, since this residual data stream is serial, we can reduce its storage requirements

MEMORY PAGE	FUNCTION				
0	PREVIOUS PITCH PERIOD OF SPEECH DATA				
1	CURRENT SPEECH PROCESSING FRAME				
2	RECONSTRUCTED SPEECH FOR ANALYZER PREDICTIVE QUANTIZER LOOP				
3	RECONSTRUCTED SPEECH FOR SYNTHESIZER LOOP				
4	SPEECH INPUT BUFFER FROM ADC				
5	SYNTHESIZER OUTPUT BUFFER NO. 1				
6	SYNTHESIZER OUTPUT BUFFER NO.2				
7	DOUBLE BUFFERED RESIDUAL OUTPUT (Analyzer)				
	DOUBLE BUFFERED RESIDUAL INPUT (Synthesizer)				
	DOUBLE BUFFERED APC SIDE PARAMETERS (Analyzer)				
	DOUBLE BUFFERED APC SIDE PARAMETERS (Synthesizer)				

Figure 3. Ram Allocation for APC Implementation

by packing it into 16-bit words. This data is stored on page 7, along with the APC side parameters.

We have eliminated the need in the analyzer for buffering the first residual signal by combining the autocorrelation computation with the calculation of the first residual signal. Through the use of a first-in first-out buffer maintained in internal RAM (see code in the appendix) for storing only P+1 first residual values, we are able to compute the first residual autocorrelation values that are necessary for computing the LPC spectral predictor coefficients directly from the speech signal.

ROM is needed for storing program instructions and data constants. Although we have not completely specified

the amount of RCM which will be needed, we have assumed that no more than 2048 words of ROM will be required. The hardware implementation of both ROM and RAM will be discussed in the following section.

## 4.4 Hardware Design

There are two principal features of the APC processor hardware. The first is a high speed external memory interface circuit. This circuitry provides two separate memory address generators which are operated under programmed control of the TMS32010. The second major feature is an interface between the TMS32010 and four external I/O devices (the analog to digital and digital to analog converters, the transmit modem, and the receive modem). This interface allows the external devices to communicate with the TMS32010 CPU on an interrupt basis. For the remainder of this section, we outline our approach for designing the APC processor hardware.

A functional block diagram of an APC processor architecture is shown in Fig. 4. In this figure, we have labeled the external memory controller circuit and the external I/O interface portions of the architecture explicitly. The architecture permits access to external memory from the TMS32010 under the two modes described in the previous sections, using either the memory address bus in conjunction with the TBLR/W instructions or the port address bus for faster access. The memory address bus is used primarily for fetching program instructions and constants from RCM via mode I. Under mode II, the data stored in locations 0-1023 of RAM are designed to be accessible using the address generation logic which is contained in the external memory controller circuitry. In order to retain maximum flexibility, we have made all 2K of RAM accessible to the TMS32010 under both modes by multiplexing the address bits input to the RAM devices.

The data ports can be thought of as eight physical ports which are directly tied to the TMS32010. In actuality, data transfers involving the ports will utilize the data bus as well. A 3-bit port address (PAC-3) is decoded and is used to select one of eight devices which is to send or receive data from the TMS32010 over the bus. In the proposed system shown in Fig. 4, three of the eight ports are used to interface the TMS32010 to external I/O devices. The I/O devices requiring separate ports are the analog to digital converter (ADC), the digital to analog converter (DAC), and the parallel to serial converter (PSC) which subsequently connects to a serial transmit modem. We have been able to input data from the serial receive modem without the use of an explicit I/O port. An additional port is used to interface the TMS32010 with external interrupt control logic. The other four ports are used to interface the TMS32010 with external RAM.

## 4.4.1 Hardware Design External Memory Controller

Figure 5 is a more detailed schematic of the External Memory Controller circuit. In this schematic we have shown explicitly the memory I/O control signals which are generated by the TMS32010 CPU, the logic used for decoding these

signals, and the port/memory address bus. For flexibility in the software design, external memory can be used as either a 4K word block, consisting of both ROM and RAM to be accessed under mode I type memory transfers (i.e., by executing TBLR and TBLW instructions), or as separate ROM and RAM each consisting of 2K words. In mode II, the first 1K words of RAM are accessed via the data I/O ports in conjuction with the external address generation logic which shall be described below. These two modes of memory access are distinquished in the hardware by decoding the TMS32010 control signals MEN, DEN, and WE, along with the memory address bit A<sub>11</sub>.

For the most part, mode I memory transfers are used primarily for fetching program instructions and data constants from ROM. However, we also must access pages 4 through 7 of RAM under mode I. For mode I. the 4K block of memory has been partitioned into a lower 2K section of ROM and an upper 2K section of RAM. A simple 2-level hardware decoding of address bit A11 distinguishes a read from ROM from a read from RAM. For a read operation from ROM, 7 of RAM under mode I. For mode I, the 4K block of memory has been partitioned into a lower 2K section of ROM and an upper 2K section of RAM. A simple 2-level hardware decoding of address bit A11 distinguishes a read from ROM from a read from RAM. For a read operation from ROM, the TMS32010 signal MEN will become active low, along with address bit A11. These two signals cause the ROM-ENABLE signal to become active low, which is directly tied to the chip-select (CS) inputs of the ROM devices. If a read from RAM is to take place, MEN will again be active low, but A<sub>11</sub> will be high since RAM is contained in the upper 2K section of the memory address space. The address bit A11 is inverted and combined with MEN to generate chip select signals for the RAM devices (see Fig.5.).

Modes I and II memory transfers are distinguished by decoding the address bit, A11, along with the TMS32010 control signals WE and DEN. These signals are both active low and are combined with A11 to generate a PORT-ENABLE signal (also active low) which enable a 3-to-8 line decoding of the port/address but which is assumed to contain a valid 3-bit port address. The decoder circuit signals to one of the eight devices tied to its output lines to communicate with the TMS32010 CPU over the data bus. Two separate DMA controllers are being employed as external memory address generators. In the schematic in Fig. 5, Advanced Micro Devices (AMD) Am2940s [1] are used. These particular devices have been chosen primarily because of their speed. The machine cycle time of the TMS32010 is nominally 200 nsec, and a reasonable, but fast, access time for commercially available RAMs is 50 nsec. According to the specifications given for the Am2940, its propagation delay, combined with the delays of the other combinational logic in the external memory interface, provide adequate time for data being accessed from RAM to settle on the data bus before the end of the TMS32010 memory read cycle. Similar time constraints are met for the memory write cycle.




Figure 4. Architecture of the Proposed APC Processor




Figure 5. Schematic of the External Memory Interface Circuit

The Am2940s are programmable and receive instructions from the TMS32010 over the data bus via the port I/O mechanism. One of the eight data ports is dedicated entirely to providing initialization and other instructions to the Am2940s. When this port is selected, the INIT signal becomes active low (see Fig. 5) and the Am2940s receive instructions over the data bus. The format of the data instructions which are given to the Am2940s is described below.

Although the memory requirements of the APC algorithm are extensive, an advantage that the algorithm provides is that memory access is primarily sequential within a page. In other words, speech samples and other data that are used within the same software routine will generally reside on the same page and will be arranged sequentially within that page. This way, after the DMA controllers have been programmed at the beginning of a routine, there is little interaction between the TMS32010 CPU and the address generators during the remainder of the routine's execution. In addition, most of the computationally intensive signal processing routines involve sequential data fetches from two memory locations. The Am2940 address generators will increment their present addresses after an INC signal is generated by the Memory Sequencer circuit shown in Fig. 5. The Memory Sequencer is a relatively simple Finite State Machine (FSM) which ensures that the memory pointers to RAM are incremented by the proper amount after each data transfer. Accessing the I/O ports using either RAM-PORT-1 or RAM-PORT-2 causes both addresses to increment while an access via RAM-PORT-0 causes no incrementation. Thus, a typical autocorrelation computation would require first reading [n] through RAM-PORT-0 and the reading s[n-i] through RAM-PORT-1 or 2. Since address incrementation occurs following the second read, subsequent data fetches will access the proper data. All of the routines which access external memory using the I/O ports have the memory pointers incremented once after each transfer, the exception being the routine which computes the AMDF pitch estimate. In this routine, three speech samples are skipped between each point in the AMDF summation (see Eq. 5); and the memory pointers must, therefore, be incremented three times.

The state transition diagram for the memory sequencer FSM is shown in Fig. 6. Shown in the figure are three inputs to the FSM, RAM-PORT-1. RAM-PORT-2 and AMDF-FLG, in addition to the system clock. The output of the FSM is an INC control signal which causes both of the Am2940 address generators to increment their memory pointers. The memory sequencer FSM steps through its sequence while the CPU is processing the data it has just read, or, in the case of a memory write, while the CPU is preparing to output another word to RAM. We have managed to save a considerable amount of time by having these operations carried out concurrently. The memory sequencer FSM normally sits in an idle state. After the CPU has finished its read or write cycle, signalled by either the RAM-PORT-1 or the RAM-PORT-2 signals becoming inactive, the FSM will enter the INCREMENT #1 state. During the transition it generates the INC control signal which is tied to both Am2940s. If the AMDF pitch estimation is not being performed, the FSM will return to the IDLE state. If an AMDF pitch estimate is being computed, the FSM will continue to its INCREMENT #2 and INCREMENT #3 states, incrementing the Am2940s three more times in the process.





Figure 6. Memory Sequencer State Transition Diagram

The external memory interface circuit is programmed by issuing a sequence of 16-bit instruction words over one of the I/O ports. Each instruction word is broken into several fields which are labelled in Fig. 7(a). The least significant eight bits contain the initialization data for the Am2940s (e.g., initial addresses, etc.). Bits 8 through 10 and 11 through 13 contain the Am2940 instructions, and bits 14 and 15 contain the RAM access mode bits which are described in Fig. 7(b). A list of the Am2940 program instructions is given in [1]. The appropriate setting of the RAM access mode bits indicates to the external memory controller which memory page is to be accessed and the number of times the memory pointers are to be incremented during each memory I/O cycle. The access mode bits will control the setting of the R/W-FLG-1, R/W-FLG-2 and the AMDF-FLG signals, which are output from the RAM Access Control Register and are input to another register which selects pages 2 and 3 of RAM, and are also input to the memory sequencer FSM. A table is provided in Fig. 7(b) that summarizes the settings of the RAM access mode bits.

## 4.4.2 Hardware Design-I/O Interface Circuit

The second major task in the hardware design is to interface the four external I/O devices with the TMS32010. These external devices are to communicate with the TMS32010 on an interrupt basis. Since the TMS32010 has only one interrupt line, the control signals output from these I/O devices must be multiplexed. Our approach has been to design an interrupt control register which will uniquely indicate the presence of an interrupting device by one of its bits being set. The register is read by the TMS32010 any time after the interrupt has occurred.

The I/O interface circuit is shown in Fig. 8. Buffer registers are provided between the TMS32010 and the analog to digital converter (ADC) and the digital to analog converter (DAC). These registers allow the data transferred between the TMS32010 and these devices to be double buffered, eliminating the need for the TMS32010 to be directly involved in any type of handshaking procedure. A parallel to serial converter (PSC) is provided between the transmit modem and the TMS32010. The parallel to serial converter



(b)	ACCES	MODE	MEMORY PAGE		
	BIT 1	BIT O	AND FUNCTION		
	0	0	PAGES 0 & 1 AMDF MODE ACCESS (R)		
	0	1	PAGES 0 & 1 NON AMDF MODE (R)		
	1	0	PAGE 2 (R/W)		
	1	1	PAGE 3 (R/W)		

Figure 7 (a). External Memory Interface Program Instruction Word (b). RAM Access Mode Bits




Figure 8. External I/O Device Interface Circuit

changes the parallel data output from TMS32010 into a serial bit stream appropriate for the transmit modem. It also serves as a data buffer as well.

The interrupt control register (ICR) is shown in Fig. 9. It multiplexes three externally generated I/O control signals on to the single interrupt line of the TMS32010 through the use of a single logic gate. These three control signals are the ADC/DAC sampling clock, the transmit modem clock, and the receive modem clock. The ICR is actually a 4-bit register, with the fourth bit being used to store the serial input data from receive modem. The ICR is implemented as a set

of four D-latches. A typical interrupt service scenario would proceed as follows. When one of the external devices interrupts the TMS32010, the interrupt signal is passed on directly to the TMS32010 when the corresponding bit is set in the ICR. A bit set in the ICR prohibits the interrupting device from reinterrupting the TMS32010 until the bit is reset through an acknowledgment procedure as follows. The bit is reset by the TMS32010 after the contents of the ICR are read over one of the I/O ports and a word is written back with the corresponding bit set to 1.




Figure 9. Interrupt Control Register

## 5. SUMMARY

In this report we have given the results of an APC processor design study. The system that we have proposed is based on the Texas Instruments TMS32010. We began by outlining the basic features of the algorithm and pointing out those aspects of the algorithm which make its implementation challenging. The major problem associated with implementing APC in real time is memory. We acknowledged the necessity of computing the APC side parameters as background tasks which inherently requires an extensive amount of RAM.

As a part of this study, we examined two other DSPs besides the TMS32010: the AT&T Bell Laboratories DSP I and the Nippon Electric  $\mu$ PD7720 Signal Processing Interface. We have compared these DSPs against the TMS32010. The Texas Instruments TMS32010 was determined to be most suitable for a real time implementation of APC because of its speed, its ability to perform the numerically intensive signal processing operations required by APC, and its relatively sophisticated control features which enable it to handle the memory addressing and I/O requirements of APC.

The objective of this study has been two-fold. We wanted to learn the relative strengths and weaknesses of the three DSP ICs, and we wanted to determine whether a compact implementation of APC and other moderate bit rate speech coders of comparable complexity were feasible using the TMS32010. Towards these ends a critical loop timing study was performed which allowed us to obtain some benchmark timing figures which were used to characterize the TMS32010. These timing figures also helped us in making some hardware decisions and allowed us to determine the approximate hardware requirements.

There are several steps which can follow from this work. The most logical step would be for the architecture outlined in Section 4 of this report to be constructed. Although a preliminary hardware design was given in this report, many of the details still need to be more fully developed.

## ACKNOWLEDGMENT

The author wishes to acknowledge the assistance of E. Hofstetter, E. Singer, and J. Feldman throughout this investigation. They have provided helpful and insightful comments and criticism and, in the case of Hofstetter and Singer, have carefully edited earlier drafts of this report.

## REFERENCES

- Advance Micro Devices, "Bipolar Microprocessor Logic and Interface," 1983 Data Book.
- B.S. Atal and M.R. Schroeder, "Adaptive Predictive Coding of Speech Signals," Bell System Technical Journal 55:1973-1985 (1975).
- B.S. Atal and M.R. Schroeder, "Predictive Coding of Speech Signals and Subjective Error Criteria," in Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, IEEE, Tulsa (1978).
- J.R. Boddie, J.D. Johnson, C.A. McGonegal, J.W. Upton, P.A. Berkley, R.E. Crochiere and J.L. Flanagan, "Adaptive Differential Pulse-Code Modulation Coding," Bell System Technical Journal 60: No. 7 1547-1561 (September 1981).
- J.R. Boddie, G.T. Daryanani, I.I. Eldumiati, R.N. Gadenz, J.S. Thompson, and S.M. Walters, "Digital Signal Processor: Architecture and Performance," Bell System Technical Journal 60: No. 7, 1449-1462 (September 1981).
- R.E. Crochiere, "Sub-Band Coding," Bell System Technical Journal No. 60: 1633-1653 (September 1981).
- J.A. Feldman, "LPC Chip Set User's Guide," Project Report, PSST-1, Lincoln Laboratory, M.I.T. (November 1982).
- 8. J.A. Feldman, Personal Communication.
- 9. E.M. Hofstetter, Personal Communication.
- J. LeRoux and C. Gueguen, "A Fixed Point Computation of Partial Correlation Coefficients in Linear Prediction," in Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, IEEE (1977).
- J. Makhoul, "Linear Prediction: A Tutorial Review," Proceedings of the IEEE 63 (12) (April 1975).
- J.D. Markel and A.H. Gray, "Linear Prediction of Speech" (Springer-Verlag 1976).
- 13. Nippon Electric Company, NEC 7720 Data Manual.
- M.J. Ross, H.L. Shaffer, A Cohen, R. Freudberg and H.J. Manley, "Average Magnitude Difference Function Pitch Extractor," IEEE Transactions on Acoustics, Speech, and Signal Processing ASSP-22(5) (October 1974).
- 15. Texas Instruments, TMS320 Data Manual.
- R. Viswanathan, W. Russell, and A.W.F. Huggins, "Design and Real-Time Implementation of a Robust APC Coder for Speech Transmission over 16Kbps Noisy Channels," Bolt Beranek and Newman Inc., BBN Rep. 4565 (December 1980).

## APPENDIX I

## AMDF PITCH ESTIMATION - VERSION I

- Computes a pitch estimate from one out of 60 values which are stored in a table in internal RAM. Assumes speech data to be stored in external RAM accessed using TBLE

- acces	sed darug to		
INIT	ZALS	BIG-NUM-L, Ø	
	ADDR	BIG-NUM-H, Ø	
	SACL	MIN-AMDF-L,∳	MIN-AMOF maintains min AMOF
	SACH	MIN-AMDF-H, Ø	value, init it to something large
	LACK	<b>#60</b>	· · · · · · · · · · · · · · · · · · ·
	SACL	Num-Pitchs, ø	Num-Pitchs is loop counter
	LARK	ARØ, #P-TBL-ADDR	AR# points to pitch table
L00P-1	LACK	#S-ADDRR	Initialize pointers to speech
	SACL	S-PTR, ø	Data s[n] and s[n-T]
	SUB	*,ARØ,Ø	Compute pointer to s[n-T] by
	SACL ZAC	ST-PTR,Ø	subtracting away current pitch
	SACL	AMDF-L.6	Initialize Accumulated AMDF
	SACE	AMDF-H.6	value
	LARK	ARÓ. #NUM-SAMPLES	ARO is loop counter
	LAKK	AMP, FRUIT-SAMPLES	ARD 18 100p counter
LOOP-2	ZALS	S-PTR, Ø	Load ACC w/ pointer to s[n]
	TBLR	S	Read s[n]
	ADD	THREE, Ø	Update pointer skipping
	SACL	S-PTR. 6	Three speech samples
	ZALS	ST-PTR, Ø	Do same w/ s[n-T]
	TBLR	ST	
	ADD	THREE. Ø	
	SACL	ST-PTR, Ø	
	ZALS	s, ø	Compute /s[n] - s[n-T]/
	SUB	ST,ø	
	ABS		
	ADD	AMDF-L.Ø	Update AMDF value
	ADD	AMDF-H,15	
	SACL	AMDF-L.Ø	
	SACH	AMDF-H.Ø	
	HAR	*- ,AR1	If not finished w/ current
	BNAZ	LOOP-2	pitch value, loop
	ZALS	MIN-AMDF-L,6	Compare current AMDF value with
	ADDH	min-amdf-h,ø	previous minimum
	SUB	AMDF-L, Ø	
	SUB	AMDF-H, 15	If current is larger, loop
	BLZ	SAME	to next pitch value

## APPENDIX I (continued)

ZALS	AMDF-L, Ø	If current AMDF is smaller
ADDH	AMDF-H.	make it the new minimum
SACL	HIN-AMDF-L. 6	
SACH	MIN-AMDF-H.	
ZALS	*.ARØ. Ø	
SACL	T,#	Save the present pitch valu
MAR	*+.ARØ	Loop to next pitch value
ZALS	NUM-PITCHS .	
SUB	ONE , Ø	
SACL	NOM-PITCHS. 6	
BGEZ	L00P-1	

SAME

## APPENDIX II

## AMDF PITCH ESTIMATION - VERSION II

- \* Compute a pitch estimate from one of 60 values stored in a table in internal \* RAM\* Assumest speech data to be stored in extranal RAM which is accessed via \* the data ports using the IN instruction. External memory interface is initial\* ized by a separate intifalization routine.

* ized	by a separate i	initialization routine.				
INIT	ZALS ADDH SACL SACH	Big-num-l,ø Big-num-n,ø Min-amdf-l,ø Min-amdf-h,ø	Initialize minimum AHDF value to some big number	SAME	MAR ZALS SUB SACL	*+, ARØ NUM-PITCHS, Ø ONE, Ø NUM-PITCH, Ø
	LACK	#60	Initialize counter for number		BGEZ	LOOP-1
	SACL	NUM-PITCHS.6	of pitch values			
	LARK	ARD, P-TBL-ADDR	Initialize ARØ to point to pitch table			
	ZAC		Clear RAM access control word			
	SACL	ACCESS-CTR-WD,Ø	to indicate AMDF mode in			
	CALL	EXT-MEM-INIT	initialization of external memory interface			
L00P-1	LACK	#ADDR-S	Init external pointers to s[n] and s[n-T]			
	SUB	*,Ø,ARØ	Issue Reinitialization Instructions to			
	ADD	REIN-INS,11	AM2940's			
	ADD	LOAD-INS,8				
	SACL	instr,ø				
	OUT	INSTR, INTRFC-PORT	Output Instructions over Data Port			
LOOP-2	IN	S, RAM-PORT-1	Read s[n] and s[n-T] from external RAM			
	IN	ST, RAM-PORT-2				
	ZALS	S,6	Compute /s[n]-s[n-T] /			
	SUB	ST,Ø				
	ABS					
	ADD	AMDF-L, Ø	Update AMDF Value			
	ADD	AMDF-H,15				
	SACL	AMDF-L, Ø				
	SACH	AMDF−H,Ø				
	BIOZ	LOOP-2	Use hardware to detect end of loop			
	ZALS	MIN-AMDF-L, Ø	Compare current AMDF value w/			
	ADDH	MIN-AMDF-H, Ø	previous minimum			
	SUB	AMDF-L,Ø				
	SUB	AMDF-H,15				
	BLZ	SAME				
	ZALS	AMDF-L,Ø	If smaller, update minimum			
	ADDH	AMDF-H, Ø				
	SACL	MIN-AMDF-L,6				
	SACH	MIN-AMDF-H, Ø				
	ZALS	*,ARØ	Save present pitch value			
	SACL	T,Ø				

APPENDIX II (continued)

Loop if not finished

APPRHDIX IV M CORPFICIENT - VERSION II	PITCH PREDICTIIOM COEFFICIENT - VERSION II	Ompute pitch predictor coefficient o. Assume speach is stored in external RAM accessed via the 1/0 ports using the IN instruction.	initialise numerator è denominator to sero initialise external memory interfece	for Mode 1 type memory interface Imput s[n] & s[n-7]		Update numerator	Opener end of loop in bardware Compute result and store it	
APPE PITCH PREDICTIION CO		Ompute pitch predictor coefficient a. Assume speed accessed via the I/O ports using the IN instruction.	NUM-L, Ø NUM-H, Ø DEM-L, Ø DEM-H, Ø	ACCESS-CIR-WD, 6 EXT-MEN-INIT S ST	NUH-1,6 NUH-4,6 ST 8	1-MON 10-4-10	DEN-1,6 DEN-1,6 LOOP DIVIDE QUOTIENT, 6 ALPHA,6	
		te pitch pre sed via the	SACL SACL SACL SACL SACH	SACL	ZALS ADDH LT MPY APAC	SACL SACE ZALS ADDH MPY APAC	SACH SACH CALL ZALH SACH	
		* Comput	INIT	1,002				
APPENDIX III	IX III PPICIENT -VERSION I	Ompute the pitch prediction coefficient. Assumes speech is stored in external RM access using TBLA	Initialize numerator and denominator initialize pointers to s[n] & s[r-T]	Initialise loop counter ARD	lased of taj	Need s[G-T]	Update numerator	Update denominator Perform divide in a subroutine Store result
APPENDIX III PITCH PREDICTION COEFFICIENT -VERSION I	PITCH PREDICTION CO	ch prediction coefficient. g TBLR	N1X-L, 6 NUR-L, 6 DEN-L, 6 DEN-B, 6	9-PTR, 6 T, 6 ST-PTR, 6 ARG, #W	S-PTR S ONE, 6 ONE, 6 S-PTR, 6	ST ONE ST-PTR ST-L, Ø NU9-H, Ø	NUP-L, Ø NUP-L, Ø DEN-H, Ø ST	DEN-L, 6 DEN-R, 6 LOOP DIVIDE GUOTIENT ALPHA
		Compute the pitch pred RAM access using TBLR	ZAC SACI SACI SACI SACI SACI SACI	SACL SACL SACL LARK	ZALS TBLR ADD SACL ZALS	TBLR ADD SACL ZALS LIT	APAC SACH SACH SACH ZALS ADDH MPY MPY	SACE SACE BNAZ CALE ZACE SACE
		8 2	INI		100P			

APPENDIX V

## COMBINED 1ST RESIDUAL AND AUTOCORRELATION COMPUTATION

\* Computes 5 autocorrelation values along with the lat residual direct
\* from the speech signal. Assumes that speech is stored in external
\* RAM and that it is accessed using TBLR

·· KAN aud	that It Is acc	essed daring them	
INIT	LACK	#S-ADDR	Initialize pointers to speech
	SACL	S-PTR, Ø	data
	SUB	T.0	
	SACL	ST-PTR,0	
	LACK	#N	Initialize main loop counter
	SACL	COUNT, Ø	
	LARK	ARØ, ∲R-ADDR	
	LARK	ARI, #ORDER	
L00P-4	SACL	*+, ARØ	Initialize autocorrelation values
	MAR	* AR1	to zero
	BNAC	Loop-4	
LOOP-1	ZALS	S-PTR.Ø	
	TBLR	S	Read sinl
	SUB	ONE ,	
	SACL	S-PTR.6	
	LT	ALPHA	
	ZALS	ST-PTR.0	
	TBLR	ST	Read s[n-T]
	SUB	ONE.Ø	• •
	SACL	ST-PTR.0	
	ZALS	S	Compute el[n] = s[n] - s[n-T]
	MPY	ST	• • • • • • • • • • • • • • • • • • • •
	SPAC		Place el [n] value on a First-in
	LARK	ARØ, fe-ADDR	first-out, stack which retains
	SACL	*, Ø, ARØ	five most previous residuals values
	LT	*, ARÓ	•
	LACK	FORDER	Set up loop to compute correlation
	SACL	COR-COUNT, Ø	values
	LARK	ARI. # -ADDR	
		•	Update, RØ through R4
LOOP-2	ZALS	*+,AR1,Ø	values
	ADDH	*- ,AR1 ,Ø	
	MPY	*-,AR1,6	
	APAC		
	SACL	*+,AR1,Ø	
	SACH	*+,AR1,Ø	
	ZALS	COR-COUNT, Ø	
	SUB	ONE	

## APPENDIX V (continued)

SACL COR-COUNT, Ø ARØ, #64-ADDR AR1, #ORDER LARK Reorder values in the residual FIFO LARK \*- , ARØ , Ø \*- , AR1 LOOP-3 Loop-3 DHDV MAR BNAC COUNT, Ø ZALS Update loop counter ONE, Ø COUNT, Ø LOOP-1 SUB SACL REDO LOOP

## 21. An Adaptive Predictive Coder Using a Single Chip DSP

## APPENDIX VI

## LEROUX-GUEGUEN RECURSION FOR COMPUTING LPC PARCOR COEFFICIENTS

*	LLROOK GOL	OULH RESOURDION FOR OOK	TOTAL DIG TIMOGR COMITIONED				
*							
*					ZALS	QUOTIENT	
*					LAR	ARØ,K-PTR	
					SACL	*,ARØ,Ø	
LPC-INIT	LACK	#4	Set up pointers to transfer		LT	*+ , ARØ	
	SACL	INIT-COUNTER.	autocorrelation values to init recursion			•	
	LARK	ARO. #ADDR-RØ	Point to R[0]		SAR	ARÓ, K-PTR	
	LARK	ARI, #ADDR-EØ	Point to en[6]		LARK	ARO, FADOR-E-END	Init pointers for from data
	Link	ARI, TROOK DO	rotat to a (p)		LAR	AR1. E-ARRAY-START	mit pointers for from data
		44					
INIT-LP-1	ZALS	A+,ARØ	Auto correlations are double word		SAR	ARI, CROSS-PTR	
	SACH	*+,AR1	(use upper word only)		LARK	AR1, #ADDR-SCR-END	Init ptr to put cway data
	MAR	*+,ARØ,	(skip a word)		SAR	ARI, TO-PTR	
	ZALS	INIT-COUNTER			ZALS	NUM-ITERATIONS	
	SUB	ONE . Ø			BEZ	DONE	
	SACL	INIT-COUNTER			SACL	LG-COUNTER	
	BNEZ	INIT-LP-1			JACL	LO-COUNTER	
	BNEZ	INIT-LP-I					(0)
				LG LOOP	ZALS	*+,ARØ, Ø	e <sup>(n)</sup> [i] Accumulator
	LACK	<b>#</b> 3	Load the other three autocor. values		LAR	AR1, CROSS-PTR	
	SACL	INIT-COUNTER			MPY	*+, AR1	k[n]e <sup>(n)</sup> [n+1-i]
	LARK	ARØ, #ADDR-R1	Aux registers pointed to data		SPAC	•	
	LARK	AR1, #ADDR-E-1	- ·		SAR	ARI, CROSS-PTR	
		120.			LAR	ARI, TO-PTR	
INIT-LP-2	ZALS	*+.ARÓ			SACL	*+, AR1, Ø	
TMTI-FL-5	SACL	*+ AR1 . Ø					
					SAR	ARI, TO-PTR	
	MAR	*+, ARØ	skip word for double worded		ZALS	LG-COUNTER	
	ZALS	INIT-COUNTER	autocorrelation		SUB	ONE	
	SACL	INIT-COUNTER, Ø			SACL	LG-COUNTER.	
	BNEZ	INIT-LP-2			BNEZ	LG-LOOP	
INIT-PTRS	LARK	ARÓ, #ADDR E-ARRAY	init pointer to e(n)[-p+n+2]		ZALS	NUM-ITERATIONS	
	SAR	ARO. E-ARRAY-START	• • • •		SACL	LG-COUNTER. Ø	
	LARK	ARØ, #ADDR-kø			LARK	ARØ, #ADDR-E-END	
	SAR	ARÓ, K-PTR			Links	AMP, PADDE E BAD	
	LACK	<b>#</b> 7	init number of iterations	TERLP	LARK		
	SACL	NUM-INTERATIONS, Ø	(-)		BALS	*+, AR1, Ø	
	LARK	ARØ, #ADDR-ENØ	init pointer to e <sup>(n)</sup> [#]		SACL	*+,ARØ, Ø	
	SAR	ARÓ, ENÓ-PTR			ZALS	LG-COUNTER	
	LARK	ARO. #ADDR-EN1	init pointer to e <sup>(n)</sup> [n+1]		SLB	ONE	
	SAR	ARO. ENI-PTR			SACL	LG-COUNTER, Ø	
		,			BNEZ	TFR-LP	
LG-REC	LAR	ARØ, ENI-PTR			ZALS	NUM-ITERATIONS	
	ZALS	*+,ARØ			SUB	ONE, ø	
	SACL	NUMERATOR			SACL	NUM-ITERATIONS, Ø	
	SAR	ARØ, ENT-PTR			LAR	ARØ, E-ARRAY-START	
	LAR	ARÓ, FNÓ-PTR			MAR	*+. ARÓ	
	ZALS	*-ARØ			SAR	ARO, E-ARRAY-START	
	SACL	DENOMINATOR			B	LC-REC	
					•		
	CALA	DIVIDE					

APPENDIX VI (continued)

# 21. An Adaptive Predictive Coder Using a Single Chip DSP

## APPENDIX VII

## PREDICTIVE QUANTIZER LOOP - VERSION I

* is sto	red in externa ircular buffer	as well as the pitch il RAM. The pitch pre which is accessed us	UPDATE	ADD SACH ADD SACH	Y, Ø X, Ø R, Ø	
INIT	ZALS SACL ZALS SACL	N, Ø COUNTER, Ø #S-ADDR, Ø S-PTR	Initialize Loop Counter Initialize Pointer to Incoming speech		ZALS ADD SACL SUB BLZ	R-OUT-PTR, Ø ONE, Ø R-OUT-PTR, Ø R-BOTTOM, Ø OUTPUT-R
LOOP-1	LARK LARK ZAC LT	ARØ, #A-ADDR ARI, # EI-ADDR *+, ARI	ARØ points to predictor coefficients ARI points to spectral filter state space Compute spectral predictor	OUTPUT-R	LACK SACL ZALS	#ADDR-RBUF R-OUT-PTR, #
L00P-2	MPY LTD MPY BANZ APAC SACH	*+, ARØ *+, AR1 *+, ARØ LOOP-2 Y, Ø	Y contains Spectral Prediction		ZALS ADD SACL SUB BLZ	R R-IM-PTR, Ø ONE, Ø R-IM-PTR, Ø R-BOTTOM, Ø INPUT-R
	ZAC LT MPY APAC SACH ZALS	ALPHA RT X, Ø S-PTR, Ø	COMPUTE PITCH PREDICTION  X CONTAINS PITCH PREDICTION	INPUT-R	LACK SACL ZALS TBLR	#ADDR-RBUF R-IN-PTR, Ø R-IN-PTR, Ø RT
	TBLR ADD SACL ZALS SUB SUB	S-PIR, D S ONE, Ø S-PTR, Ø S X, Ø Y, Ø	Subtract two predictions from input speech		ZALS SUB SACH BNEZ	COUNTER, Ø ONE COUNTER, Ø LOOP-1
	BGEZ ZAC SACL LT MPYK APAC B	D, Ø  MINUS-1  UPDATE	Quantize residual, if neg. tranmalt zero Scale variance of quantized residual			
DIFF-POS	LACK SACL ZALS	ONE D, Ø Q, Ø	If residual is positive, transmit one			

APPENDIX VII (continued)

Compute spectral prediction filter state variable Compute Pitch Predictor State variable and store it Compute pointer into circular buffer for storing data

If at end of buffer, point back to beginning

Compute pointer into circular buffer for retrieving data

## APPENDIX VIII APPENDIX VIII (continued)

## PREDICTIVE QUANTIZER LOOP - VERSION II

		PREDICTIVE QUANTIZA	EK LOOP - VERSION II				
					ZAC		
*					SACL	D, <b>ø</b>	If quantized residual is negative
* Assume	s input speech	and reconstructed spe	seech data to be stored		LT	Q	transmit zero
* in ext	ernal RAM. The	e input speech is acc	essed using TBLR. The		MPYK	MINUS 1	
			a I/O ports and the exter-		APAC		
			ed residual signal is packed		В	UPDATE	
	6-bit words.	. The serial desicin	ca residuar signar is packed		•	OT BRID	
" Into 1	o-bit words.			DIFF-POS	LACK	#ONE	If residual is positive transmit one
				DIFF-FOS	SACL		It residual is positive transmit one
INIT	ZALS	N,Ø	Initialize loop counter			D, Ø	
	SACL	COUNTER, Ø			ZALS	Q,Ø	
	LACK	#S-ADDR,#	Initialize Pointer to input speech				
	SACL	S-PTR,Ø	data	UPDATE	ADD	Y,Ø	Combine quantized first residual
	LACK	#D-ADDR			SACH	E1, Ø	
	SACL	D-OUT-PTR.Ø			ADD	x, ø	Compute reconstructed speech and
	ZALS	THREE				• •	store it
	SACL	ACCESS-CTR-WD. Ø	Initialize external memory		OUT	R. RAM-PORT-1	******
	CALL	EXT-MEM-INIT	interface for read/write mode		IN	RT. RAM-PORT-2	
	LACK	#16	Interface for ready write mode		TH.	KI, KAN-TOKI-2	
	SACL	COUNTER, Ø			ZALS	BYTE-COUNTER, 6	Pack residual bit stream
	ZAC	BYTE			SUB	ONE, Ø	
	SACL	RESIDUAL-BYTE, Ø			SACL	BYTE-COUNTER	
					BLEZ	NEW-OUT-BYTE	
Loop-1	LARK	ARØ, #A-ADDR	Compute spectral prediction		ZALS	RESIDUAL-BYTE, 1	
	LARK	AR1,#E1-ADDR			ADD	D, Ø	
	ZAC				В	GO-ON	
	LT	*-,AR1			-		
	MPY	*- ,ARØ		NEW	ZALS	D-OUT-PTR.6	
		,		NEW	TBLW	RESIDUAL-BYTE	
Loop-2	LTD	*- ,AR1					
LOOp-2	MPY				ADD	ONE, Ø	
		* , ARØ			SACL	D-OUT-PTR, Ø	
	BANZ	LOOP-2			ZALS	D, Ø	
	APAC				SACL	RESIDUAL-BYTE	
	SACH	Y,0			LACK	<b>#</b> 16	
	ZAC		Compute pitch prediction		SACL	BYTE-COUNTER,	
	LT	ALPHA					
	MPY	RT		GO-ON	ZALS	COUNTER Ø	
	APAC			00 011	SUB	ONE .	
	SACH	x, ø			SACL	COUNTER, Ø	
	ZALS	S-PTR.Ø			BGEZ	LOOP-1	
			B		BGEZ	1001-1	
	TBLR	S-PTR	Read input speech sample				
	ADD	ONE, Ø					
	SACL	S-PTR					
	ZALS	S					
	SUB	x,ø					
	SUB	Y,Ø	Compute residual and quantize				
	BGEZ	DIFF-POS					

## 21. An Adaptive Predictive Coder Using a Single Chip DSP

## APPENDIX IX

## RECEIVER LOOP

\* Assumes residual input is packed in 16-bit words in external RAM.
\* It is accessed using TBLR. Synthesized speech is stored in a circular

*	buffer	ín	external	RAM.	This	buffer	is	accessed	via	the	external	I/O
*	Ports.											

INIT	LACK	#N	Initialize a loop counter
	SACL	COUNTER . 6	•
	LACK	#D-IN-ADDR	Initialize pointer to input residual
	SACL	D-IN-PTR, Ø	
	ZALS	FOUR	
	SACL	ACCESS-CTR-WD.	Initialize external memory interface
	CALL	EXT-MEM-INIT	for Read/Write mode
	ZAC		Initialize counter for parallel
	SACL	BYTE-COUNTER	to serial conversion of input residual
L00P-1	ZALS	BYTE-COUNTER	Obtain quantized input residual
	BNEZ	SHIFT	from 16-bit residual word
	ZALS	D-IN-PTR	
	TBLR	RESIDUAL-BYTE, Ø	
	ADD	ONE, Ø	
	SACL	D-IN-PTR	
	LACK	<b>#</b> 16	
	SACL	BYTE-COUNTER, Ø	
SHIFT	ZALS	RESIDUAL-BYTE, I	Current residual value is high order
	SACL	RESIDUAL-BYTE, Ø	bit of residual-byte
	SACH	P, <b>Ø</b>	
	ZALS	BYTE-COUNTER, O	
	SUB	ONE,Ø	
	SACL	BYTE-COUNTER, Ø	
	LT	Q	Scale variance of residual
	MPY	D	
	ZAC		
	APAC ADD		
		Y, Ø	Add in spectral prediction
	SACH ADD	E.Ø	<pre>put result on spectral pred. filter state space</pre>
		x,ø	
	SACH	S-HAT,Ø	Store reconstructed speech
	OUT LARK	S-HAT, RAM-PORT-1 ARØ.#A-ADDR	in circular buffer
	LARK	ARI. #E-ADDR	Compute next spectral prediction value
	LAKK	AKI, FE-ADDK *ARI	Autre
	MPY	*- ,AKI *- ,ARØ	

## APPENDIX IX (continued)

Compute next pitch prediction

LTD MPY BNAC SACH	#- , ari *- , arø 1.00P-2 Y , ø
IN LT MPY ZAC	ST-HAT ALPHA ST-HAT
APAC SACH ZALS SUB SACL BNEZ	x,ø Counter,ø One,ø Counter,ø Loop-1

## APPENDIX X

## ADDA A/D-D/A SERVICE ROUTINE INVOKED BY

## INTERRUPT FROM A/D CLOCK

		INIERROFI	FROM A/D CLOCK
*			
*	A/D portion		
*			
	• • •	an the	Tours and four ADC Bookens
AD	IN ZALS	SN, ADC SN, Ø	Input speech from ADC Register Pre-emphasis
	LT	OLDSN	rre emphasis
	MPYK	PRE-FAC	
	SPAC	TREE THO	
	SACL	TEMP, Ø	Store preemphasized speech temp.
	ZALS	S-IN-PTR.	Load pointer to input speech buffer
	TBLW	TEMP	Write out preemphasized speech in buffer
	ADD	ONE,Ø	increment pointer
	SACL	S-IN-PTR.0	
	ZALS	SN,Ø	delay s[n]
	SACL	OLDSN	
*			
*	D/A Portion		
*	ZALS	S-OUT-PTR-1,Ø	Retrieve patr to output speech buffer
	TBLR	YN .	Real in processed speech sample
	ADD	ONE, Ø	Increment pointer
	SACL	S-OUT-PTR-1,0	Re-store pointer
	ZALS	YN	Do De-emphasis
	LT	OLD SHATN	
	MPYK	PRE-FAC	
	APAC		
	SACL	OLD SHATN,	Delay output speech sample
	OUT	OLD-SHATN, DAC	Output speech sample
	Check for end of bu	ffer. If the end, sw	itch eneech buffers
*	This is done by swi		
	1110 10 00110 0, 041	centus porticion	
	ZALS	S-PTR-1, Ø	Check for end of Data
	SUB	S-OUT-END, Ø	
	BGZ	DONE	
	ZALS	S-OUT-PTR-1,0	Toggle bit 8, switching from page
	XOR	н'100	5 to 6 (and vice versa)
	SACL	S-OUT-PTR-1,0	
	ZALS	S-OUT-PTR-Z,Ø	
	XOR	H'100	
	SACL	S-AT-PTR-2	

Return from interrupt

DONE

RET

## 22. Firmware-Programmable $\mu$ C Aids Speech Recognition

Tom Schalk and Mike McMahan, Central Research Laboratories Texas Instruments

Article reprinted with permission from Electronic Design, Vol. 30, No. 15, July 22, 1982; copyright Hayden Publishing Co., Inc., 1982.

Recognizing speech patterns is a complex process. However, a firmware-programmable microcomputer with special algorithms forms the foundation for a simple but accurate speech-recognition system.

## Firmware-programmable $\mu$ C aids speech recognition

This article is the third in a series on signal processing with a fast single-chip microcomputer. The series began with an interview with Kevin McDonough, programmable-products design manager at TI, in the May 27 issue (p. 42). The first article, in the same issue (p. 129), described how to implement a vocoder with the chip; the second, in the June 24 issue (p. 109), applied the chip to implementing high-speed modems digitally.

Microprocessor-based VLSI systems can easily provide effective speech analysis and synthesis, but speech recognition is still a very formidable task. A general-purpose, high-performance speech-recognition system requires a computer system of substantial power. Some low-cost, low-performance systems have been built, but they have proved too specialized and too inflexible to adapt to any reasonably wide range of applications (see "Key Features of Speech Recognizers"). The programmability and algorithms of a digital signal processor, however, offer speech recognition the cost-effective flexibility that this developing field needs.

Currently, speech-recognition algorithms are rather primitive. But with a signal processor like the TMS320 microcomputer, only firmware changes will be required as recognition technology advances. System redefinition, which would necessitate new integrated-circuit designs, will not be necessary.


Basically, speech recognition involves four steps: feature extraction, pattern-similarity measurement, time registration, and a decision strategy. An additional task, called enrollment, creates speaker-dependent reference patterns, which key the recognition to a certain speaker.

Feature extraction transforms speech signals into

time-varying parameters (or features) that not only can be recognized by the system but also can reduce the amount of data in normal speech to something more manageable. Of all the many available featureextraction methods, linear predictive coding (LPC) is usually the most effective.

A 320 programmed as a feature extractor based on a tenth-order LPC model (which runs at an 8-kHz sample rate) operates on a 30-ms Hamming window with a frame period of 20 ms, which is short enough to capture most dynamic-speech events adequately. However, extracting the compressed-speech features from the input signal and encoding them into LPC-10 parameters are not simple. Nevertheless, a modified Le Roux-Gueguen algorithm can be readily implemented in just part of a 320 to take care of this speech-recognition step.

The next step-computing the similarity, or dis-



Input speech utterances, after conversion into LPC-10 form, are compared for similarity with stored templates of speech patterns via a digital inverse-filter operation. Evaluation of the residual output signal from the filter determines whether a match (recognition) has been

Tom Schalk, Member, Technical Staff Michael McMahan, Member, Technical Staff Texas Instruments Inc. 13510 N. Central Expwy., Dallas, Texas 75266

## Simplified speech recognition

tance, measured between the extracted speech parameters and stored reference patterns-is basically a frame-by-frame comparison of speech data with reference data, or templates. This operation can be looked upon as passing the input signal for the current frame through an all-zero inverse filter that represents the reference data. When the reference data match the input data—the spectral valleys in the inverse match the spectral peaks in the input signal-a low-energy residual output will be passed through (Fig. 1). If the inverse filter matches the input data perfectly, the residual-error energy will be normalized at a value of 1. Typical normalized values of error, to be within recognizable limits, must be less than 1.2 in speaker-dependent systems within a 1.05 to 1.8 range.

More precisely, however, the parameters that measure distance between input samples and stored-template reference patterns are computed by autocorrelation and residual-energy algorithms (Fig. 2). Autocorrelation is a fairly simple software procedure, since it consists mostly of a long sequence of register loadings and multiplication operations. The residual is thus easy to compute: multiplying respective terms of the two sequences—the inner (dot) product of the autocorrelation functions of the input speech parameters and the impulse response of an inverse filter—and summing them.


The dynamic-programming function then scans for minimum-distance matches of the spoken-word parameters among all the stored templates to find suitable word-recognition candidates. The candidates are passed to a high-level decision-logic operation, which applies a threshold-comparison test and a next-closest-error threshold test to determine which word or words are to be selected.

## Compensating for timing length

One important aspect of the dynamic-programming operation is a procedure that compensates for variations in the length and timing of the input utterances, but which does not change the meaning of the inputs—performing a so-called time warping procedure of the input parameters. A straightforward approach would attempt to derive the reference-data and the speech-signal parameters from frames of the same period (20 ms in the 320's LPC-10), and make a comparison for every frame.

However, for speech recognition, comparing at every second input frame is adequate and leads to two important advantages: the amount of reference data that must be stored and the number of dynamic programming computations that must be performed are cut in half, and the dynamic-programming computation is simplified by eliminating a memory element that would be required when comparing every frame (Fig. 3).

On the other hand, although the time-warping approach can accept speech inputs with a varying time factor of 2 to 1, the system prefers that utterances be spoken at a more or less constant average rate for greatest accuracy. In addition, the time-warping routine need not start and finish on specific speech-input frames. Although the process-



2. The algorithm flow diagram represents the sequence of operations required to implement the inverse-filter comparison operations—a very complex procedure.

## Key features of speech recognizers

Advances in the capabilities and performance of speech-recognition equipment center on three major features:

- Connected-speech vs single-word recognition.
- Speaker-independence.
- Vocabulary size.

Most current speech recognizers depend on a small period of silence between words—typically 200 ms—to determine word end points. Such speech recognizers are discrete, single-word types. Connected-speech systems, on the other hand, can recognize words without explicit knowledge of the end-points. Such systems are more complex and expensive, but they do perform far better than discrete word systems and can accommodate much wider timing variations of the words.

Often, a relatively simple speaker-dependent recognition system can offer reasonable performance for a limited range of speakers other than the one for which the system is tuned. But to handle a wider range of speakers, the speech recognizer would have to contain enough reference patterns for each vocabulary word to be representative for the expected speaker population.

Accordingly, speaker-independent recognition systems should be characterized by population-performance statistics—able to provide less than a certain percentage of the population. The better the system, the smaller the error and the larger the population. Despite the theoretical superiority that speaker-independent systems should offer, of the currently available systems, the speaker-dependent types perform better than the speaker-independent systems.

For now, vocabulary size is limited mainly by a system's ability to keep up with the rate of incoming speech data. The system's computer processing time is spent mostly in making speech-input to reference-data comparisons. The time this process consumes is linearly proportional to the size of the vocabulary. In addition, the error rate usually increases with the size of the vocabulary.

For that matter, the similarity of various words to one another in the composition of the vocabulary generates errors. Thus, the larger the vocabulary, the greater the potential for this type of error. Even a two-word vocabulary might be trouble, if the words happen to be similar sounding like "seen" and "seem." In general, better performance is obtained with vocabularies consisting of long multisvillabic words.

ing time then increases substantially, the unconstrained end points offer two major benefits: system reliability improves greatly, and words embedded in adjacent or overlapping utterances can still be recognized.

For 98%-accurate recognition or better with fixed end points, the reliability of the end-point determination must be at least 98% accurate. This expectation is unrealistic, since end-point information is not normally specific to words as normally spoken. However, with an unconstrained end-point dynamic-programming algorithm, the system can recognize vocabulary words even when not discretely separated in time.

But because of wide variations among different speakers, today's speech-recognition devices must be tuned, or enrolled, to accept speech from only one (or a few) users. (Recognizing only a specific individual may even be a desired attribute.)

## Matching speaker to machine


Enrollment creates a set of feature vectors for each vocabulary word in the system's repertoire. The vectors, which are included in the similarity measurement as part of the recognition process, define the spectral shape of the reference pattern for individual vocabulary words.

Before enrollment, the initial end points of the reference patterns are established by energy measures. Actual start and stop times include some leeway—one frame, typically—to allow more reliable end-point detection. This data becomes part of the stored speech autocorrelation coefficients for each frame that determine the inverse filters.

After the initial template end points are formed, samples from the speaker update, the original templates. For each training input, the utterance is compared with the stored reference data for that word. If the utterance is recognized—if the detected error is under a certain threshold—the template will be updated by averaging the appropriate input-speech autocorrelation coefficients with those previously stored as the reference. If the utterance is not recognized, then it must be reprompted, as many times as necessary.

Training applies both to the individual- and multiple-word utterances of the overall vocabulary. Successive repetition of the training procedure leads to significant performance improvement, and the amount of updating, or substitution, decreases substantially with each additional training session. After five training inputs, for example, substitutions will decrease to about one-third that of the first training pass.

To implement all those speech-recognition and training algorithms, more memory than the 320



4. To make even a minimal working speech-recognition system, the TMS320 needs the support of more memory and an analog I/O circuit. Mounted on a standard circuit board with the 320, such support must be coordinated by an external host computer and controller for speech recognition. However, the board, or peripheral speech processor, is not limited to speech recognition. A generalized configuration, it can be used for many other signal-processing applications.

of the host computer via an external controller. Four registers support controller-to-PSP communications, as follows.

- An 8-bit command register, when loaded from the external speech-recognition-system controller, generates an interrupt to the 320 microcomputer.
- A 16-bit input-data register passes data from the controller to the PSP.
- An 8-bit status register, an exact analogy of the command register, forces an interrupt of the external controller when the 320 commands it.
- A 16-bit output-data register passes data from the PSP back to the controller.

The interface between the controller and the PSP generally supports just the relatively low-bandwidth communications, as required by the command and control signals. However, the interface can support data transfers at rates from  $10^5$  to  $1.5 \times 10^6$  words per second, depending on the complexity of the interrupt software.□

## Bibliography

- 1. Gibbs, J., "Windowing Boosts Performance of Dynamic Signal Analyzers," *EDN*, Aug. 5, 1981, p. 109.
  2. Leroux, J., and G. Gueguen, "A Fixed Point Computation of Partial Correlation Coefficients," *IEEE Transactions on ASSP*,
- June, 1977, p. 257.
- 3. Wiggins, R. H. and G.R. Doddington, "Speech Recognition Spurred by Speech-Synthesis Success," ELECTRONIC DESIGN, July 9, 1981, p. 107.

# 23. A Graphics Implementation Using the TMS32020 and TMS34061

Jay Reimer and Charles Crowell

Digital Signal Processing - Semiconductor Group
Texas Instruments

#### INTRODUCTION

Graphics systems are now commonplace with the proliferation of personal and professional computers, particularly in the engineering and business workplace. Workstations and other graphics display stations, which in the past were too expensive to be widely available, are now cost-effective in a larger variety of applications. As the technology has advanced into more areas, the increasing requirement for graphics resolutions has demanded proportionally greater computational and data throughput capabilities. Since graphics is at least two-dimensional, a doubling of the display resolution in two dimensions (X and Y) requires a quadrupling of memory, throughput, and computational resources.

A graphics system, in general, consists of a display monitor, a display controller, a list memory, and an image or main control processor that modifies the list memory. Each basic element in the system represents an item of choice, which impacts the overall performance of the system.

Increasing graphics resolution requires advances in display and display memory control technologies and in processors that can provide the increasing throughput and computational demands of image generation and manipulation. The TMS32020 Digital Signal Processor (DSP)<sup>1-3</sup> is capable of meeting these demands. Its ability to perform 16 x 16-bit multiplies yielding a 32-bit result in a single instruction cycle is significant for graphics, which includes matrix operations for translation, rotation, and scaling.

In this application report, an example of a graphics display subsystem based on a raster-scan display is described. The system consists of the TMS32020 functioning as the image control processor, dynamic video memories, and a display/memory controller. A proposed system configuration is presented and discussed from both hardware and software viewpoints, including some of the necessary tradeoffs and some available options. This report also includes a working schematic and the software used to test the design.

## OVERVIEW

System designers for graphics display systems have been faced with classic tradeoffs of cost versus quality. For higher-end systems where crisp images of many line segments are necessary, the decision has frequently led to vector-scan display systems. This has been especially true in such areas as computer-aided design (CAD) systems, which must support high-quality, wire-frame-based images and dynamic operations. At the other end of the spectrum, raster-scan graphics systems have been able to take advantage of the advances and popularity of television-type display systems. This has reduced the cost to affordable levels, but has had a pronounced effect on the display quality.

A raster graphics system is basically a pipeline, such that a bottleneck anywhere in the pipe drastically reduces performance and inhibits other hardware in the system from operating at peak efficiency. Upgrades with these systems have gone from text display drivers to bit-mapped graphics systems with limited input/setup access. The present state of bit-mapped graphics is limited by memory access times and processing capacity.

In the past, computer systems utilizing a raster graphics display might have relied on the host processor in the system to update the bit-mapped pixel display. The bit-mapped display represents the screen image by a series of memory bits read and displayed on the monitor by the raster-scan display system. Since memory access was limited, two display processors were often used: one to drive the display from a bit-mapped memory and the other to drive the display from a text-code memory. By allowing the text to be displayed by a separate processor, the host could avoid the bottleneck of memory access by simply supplying the ASCII code of the characters to be displayed rather than the actual bit pattern of the character itself. This improved the total throughput on a bit-rate basis, but limited the flexibility in the display image. Additionally, the display was limited in the extent of bit-mapped graphic interaction due to the long setup access time required.

The new generation of video controllers, 4-6 together with the multiported video memories, 7-9 permits a unified text and graphics display system with unlimited access to the display memories. Figure 1 shows a system-level block diagram of a unified text and graphics display system. The memory access changes the location of the bottleneck in the system away from the video display system itself and back to the host processor or central processing unit (CPU) supplying the information to be displayed. Since the memory access limitation has been eliminated, the system is now limited more by the CPU. Dynamic modification of highquality, wire-frame-based displays and other applications are now feasible with a raster-scan display system. This dynamic modification involves updating the pixels in the bit-mapped display memory using seed fills and multiple line draws. The computational load required for object rotation, scaling, translation, and other numeric-intensive calculations to determine the orientation, size, and position of the object is also involved. Even with coprocessors, some graphics applications seem slow to the user since the coprocessor cannot compute the numeric-intensive algorithms fast enough to simulate a realistic response. Therefore, a need exists for faster processors, such as the TMS32020, if realistic responses are desired.

The TMS32020 Digital Signal Processor (DSP) is capable of multiplying a 16-bit number by another 16-bit number and producing the 32-bit result in a single instruction cycle of 200 ns. This feature makes the TMS32020 proficient at graphics operations, such as translation, scaling, and




Figure 1. Unified Text and Graphics Display System

rotation. Furthermore, a TMS32020-based graphics system has a high I/O throughput and is easy to interface to any host processor. Additional features, such as a large address reach (common with more generic microprocessors), separate program and data memory spaces (64K words each), multiprocessor interface capabilities, an architecture designed with auxiliary registers to aid with indirect addressing, and a powerful, easy-to-program instruction set, make the TMS32020 an attractive master processor for a graphics display subsystem. Figure 2 shows a block diagram of a graphics display subsystem, which utilizes a TMS32020 as the graphics 'engine'

This application report provides an example of a graphics display subsystem using the TMS32020 (DSP), the TMS34061 Video System Controller (VSC), and TMS4161 dynamic video memories (VRAMs). The proposed system serves as the basis for discussions on both hardware and

software and insights into several tradeoffs that a designer must consider. By building the hardware and programming some basic graphics software functions, as shown in the appendices, the design has been taken from a mere paper design through the first several steps toward a practical application. Design flexibility of the TMS32020 is thereby demonstrated as well as the efficiency of the TMS32020 in some of the numeric-intensive tasks required for graphics applications.

The benefits of the proposed system are inherent in the design itself. Basic features of the TMS32020, TMS34061, and TMS4161s simplify the design since the devices are easily interfaced with one another and with other parts of a system. After the hardware is designed, it remains flexible because a large portion of the design is user-definable due to the programmability of the TMS32020 and the TMS34061. Application reports, 10-12 including discussions on




Figure 2. TMS32020-Based Graphics Display Subsystem

programming the matrix operations 10 required for graphics applications for the TMS32020, are useful references.

## SYSTEM CONFIGURATION

A graphics system implemented using the TMS32020 consists of a host processor, the TMS32020 as the graphics processor, the TMS34061 Video System Controller (VSC), the multiported video RAMs (VRAMs), and various random logic. The host processor interface may be designed in various ways to accommodate the host itself and the integration of various processing units in the system. A wide variety of host processors used in graphics systems may actually be used. Since the potential is largely user preference, it is not discussed further in this application report. More information and an example of a TMS32020 host interface can be found in the application report, "TMS32020 and MC68000 Interface." 11

The graphics system discussed here uses the TMS34061 VSC and TMS4161 VRAMs to drive a display monitor with 720 x 300 display-bit resolution. In this system, the VSC supplies all of the necessary  $\overline{RAS}$  and  $\overline{CAS}$  signals to the VRAMs and provides the necessary synchronization and blanking signals to the display monitor. The VSC expands the addressing range of the TMS32020 to the VRAMs '20-bit address, thus allowing the TMS32020 to access the large

address space required for graphics applications. The TMS4161 VRAMs are 150-ns dynamic RAMs with dual-port access, designed specifically for graphics applications.

From the standpoint of the TMS32020, the system has been designed around a VSC Evaluation Module (EVM) board. This board is characterized by an eight-bit data bus and a memory array that can support display resolutions up to 1024 x 512 pixels with 4 bits per pixel.

With this design, the TMS32020 can provide an efficient implementation of the numeric- and pixel-processing capabilities required. The VSC supplies the necessary memory and display control for the system. Figure 3 shows a block diagram of a graphics system configuration. The detailed schematic of the circuit actually built is found in Appendix A.

## TMS32020 Digital Signal Processor

The TMS32020 Digital Signal Processor is a high-speed processor well designed for computation-intensive applications such as graphics. Its 200-ns instruction cycle time, modified Harvard architecture, hardware multiplier, multiprocessor control features, and powerful instruction service make it particularly efficient in many applications. Some of the additional features of the TMS32020 (see Figure 4) are a 32-bit accumulator, parallel shifters, on-chip data RAM, and an on-chip timer.





Figure 3. Graphics System Block Diagram



#### LEGEND:

ACCH = Accumulator high DRR = Serial port data receive register IR = Instruction register ACCL = Accumulator low = Serial port data transmit register = Product register ARAU = Auxiliary register arithmetic unit GREG = Global memory allocation register PRD = Period register for timer ARB TIM = Auxiliary register pointer buffer **IFR** = Interrupt flag register = Timer ARP = Auxiliary register pointer IMR = Interrupt mask register TR = Temporary register DP = Data memory page pointer RPTC = Repeat instruction counter STO, ST1 = Status registers

Figure 4. Block Diagram of the TMS32020 Digital Signal Processor

## TMS34061 Video System Controller

The TMS34061 Video System Controller, shown in Figure 5, is a high-performance device that controls the video display and the dynamic memories of a bit-mapped graphics system. The VSC relieves the host of memory control, memory refresh, and VRAM shift-register reload functions. It is easily programmed via 18 registers to accommodate a wide variety of display sizes. The VSC also allows the host

to access the memory either directly or indirectly through X-Y address registers. When the indirect access method is used, the VSC further assists the host by allowing on-the-fly address adjustments (increment, decrement, clear, and no change). By using the VSC in conjunction with the multiport VRAMs, memory access time by the host is virtually unlimited (better than 94 percent).




Figure 5. Block Diagram of the TMS34061 Video System Controller

## TMS4161 Dynamic Video RAM

The TMS4161 multiport video RAM is a 64K x 1 memory array with a 256-bit shift register. The shift register is divided into four cascaded 64-bit shift register segments, allowing data access in a serial mode to be tapped at four different lengths. A functional block diagram of a TMS4161 is shown in Figure 6. Data may be shifted into or out of the internal shift register while normal random accesses are taking place with the memory array. In a graphics system, the data is moved by block transfer from the memory array to the shift register and shifted out at the dot/chip rate.

## Program and Data Memory Requirements

The TMS32020 provides independent 64K-word address spaces for both program and data memory. The program space may be divided among all memory types as the system designer deems necessary. This enables allocation or utilization of memory resources both from a cost and a size perspective since the memory may be RAMs (both static and dynamic), ROMs, PROMs, EPROMs, or EEROMs of any and/or differing speeds. Slower memories are typically less expensive and can prove to be a significant cost advantage for portions of the system infrequently accessed. Where time is critical, faster memories are required to enhance the system performance. In the design described in this report, the program memory consists of 4K words of bipolar PROM (TBP28S166).

This program memory contains the initialization code, basic display control or function algorithms, a command parsing routine, and a table of commands and required data. By designing the software to be structured around a table-driven approach, the system can easily be modified to allow the host to supply and update the command and data table contents. Through the use of shared memory or other multiprocessing communication designs, a host processor can be conveniently interfaced to the TMS32020. As an example, the system could consist of initialization and interface procedures and some basic functional routines programmed into PROM and additional program memory space implemented with RAM. The RAM area allows the design to expand in capability by having the host download routines to the TMS32020. The routines can then be executed to enhance the system by building on the basic functions.

The circuit presented utilizes only the data memory internal to the TMS32020 (544 words). For systems designed to maintain large blocks of data, such as the display information for character formation in text displays or tables of display coordinates of a large number of dynamically changing objects, it is necessary to also include RAM and/or ROM in the external data memory space. This memory, along with the internal data memory of the TMS32020, the video system controller, and video memories, must be mapped into the 64K-word data memory space.

Considerations for memory selection and interface requirements have been discussed in significant detail in an application report, "Hardware Interfacing to the TMS32020." This report provides a comprehensive discussion on interfacing the TMS32020 to memory devices (PROMs, EPROMs, static RAMs, and dynamic RAMs) and peripherals. It also supplies circuit and timing diagrams for each of the interfaces.




Figure 6. Block Diagram of the TMS4161 Multiport Video RAM

## TMS32020 and TMS34061 Interface

Access to the VSC (and the VRAMs) is gained through a data memory-mapped design. The VSC contains a number of internal registers and mode-function selections in addition to video memory access to the video memories, thus providing a homogeneous access methodology for the TMS32020 software design. The VSC is mapped into the

>0000	
	TMS32020
>0005	INTERNAL REGISTERS
>0006	
/0000	TMS32020
	RESERVED
>005F	
>0060	711000000 DI 00V D0
	TMS32020 — BLOCK B2 (DATA PAGE 0)
>007F	(DATA PAGE U)
>0080	
	TMS32020 — RESERVED
	(DATA PAGES 1-3)
>01FF	
>0200	TMS32020 - BLOCK BO
	(DATA PAGES 4 AND 5)
>02FF	
>0300	
	TMS32020 BLOCK B1
>03FF	(DATA PAGES 6 AND 7)
>0400	
, , , , ,	VSC - REGISTERS
	(DATA PAGES 8-15)
>07FF	
>0800	VSC - X-Y INDIRECT
	(DATA PAGES 16-31)
>0FFF	
>1000	
	VSC — REGISTERS
>17FF	(DATA PAGES 32-47)
>17FF	
/1800	VSC - HOST DIRECT
	(DATA PAGES 48-63)
>1FFF	
>2000	VSC - SHIFT REGISTER
	(DATA PAGES 64-79)
>27FF	(3414 1 4020 07-70)
>2800	
	VSC — SHIFT REGISTER (DATA PAGES 80-95)
>2FFF	(DATA PAGES 80-95)
>3000	
	VSC - RESERVED
	(DATA PAGES 96-127)
>3FFF	
>4000	AVAILABLE
	(EXTERNALLY OVERLAPPING
>7FFF	VSC ACCESS)
•	

Figure 7. TMS32020 Data Memory Map

lower 32K words of the data memory space, as shown in Figure 7. By paging the VSC at pages 8 through 255, the software differentiates between it and the internal memory of the TMS32020. In addition to the address bus lines and the bidirectional data bus, the TMS32020 supplies the VSC with enable and read/write signals while the VSC in turn supplies a ready or hold signal to the TMS32020.

Figure 8 shows the signal and bus interface between the TMS32020 and the VSC. The design maps the VSC into the lower 32K-word address range of the data memory space by combining the  $\overline{DS}$  signal and A15 address line to gate the STRB signal that allows access to the VSC. This single enable signal is the input to three individual enable inputs (ALE,  $\overline{CEH}$ ,  $\overline{CEL}$ ), providing implementation of all modes of VSC access. Since the VRAMs have a 150-ns access time,  $\overline{MSC}$  (from the TMS32020) is used to provide an automatic onewait state and allow time for the VSC to activate its RDY/HLD line to generate additional wait states to the TMS32020.

On the data bus, the lower eight bits are isolated from the VSC by using an SN74LS245 transceiver to avoid bus conflicts with the VRAMs. The three-state outputs of this buffer are enabled whenever STRB is gated to the VSC. The R/W signal from the TMS32020 is used to determine the direction that the transceiver drives the bus. In this configuration, the upper eight bits of the TMS32020 data bus are not used whenever access is made to the VSC or VRAMs. However, the eight MSBs of the data bus are supplied the low output of an SN74LS244 buffer in such cases. This buffer is normally in a high-impedance state and supplies the low-signal output only when the VSC or VRAMs are being read. The benefit here is that the software of the TMS32020 does not have to mask the upper eight bits whenever the VSC or VRAMs are read. Note that the circuit being presented in this report does not support host-direct access to the VRAMs.

The algorithms that are coded for this design use the X-Y indirect addressing capabilities of the VSC to access each bit location in the VRAMs. Actually, for each address enable to the VRAMs, two pixels (four bits each) are read or written. This approach makes full use of the eight-bit data bus already utilized for VSC register access. However, whenever a single pixel is to be modified, a pixel pair must be read, the selected pixel modified, and then the pixel pair written back to memory. This produces a significant overhead for line-drawing algorithms since a read-modify-write must be performed each time a pixel is changed, rather than a simple write. A possible alternative is to access the video memories on the basis of a single pixel bus. In the case of a four-bit bus, the throughput of a line-drawing algorithm may be nearly doubled since the pixel access is reduced to a simple write. On the other hand, for cases where the




Figure 8. TMS32020 and TMS34061 Interface

algorithms test the pixel value, such as in seed fills, it is advantageous to have the data bus of maximum width (16 bits) and actually read four pixels at a time. This minimizes the number of read accesses per potential test condition, thereby maximizing throughput. It is also beneficial to use a 16-bit data bus for block transfers of data into (or out of) the VRAMs, as in the case when bit-mapped text is to be displayed. For a 16-bit bus, its appropriate use can nearly double the throughput since the number of decisions per pixel group access is maximized.

The consideration involved in choosing among all these cases is the requirement of additional logic to configure the data bus to various widths. The 16-bit data bus, as described

for the bit-mapped text, also benefits from the TMS32020 being able to perform host-direct accesses to the VRAMs. If a programmable-width (4-, 8-, or 16-bit) bus is necessary for speed considerations in the design, then additional logic is required to configure the bus to each of the desired widths.

The VSC needs a 10-MHz system clock, which may be created from the 20-MHz input clock to the TMS32020 in one of two ways. In the current diagram shown in Figure 8, the 10-MHz clock is produced by an exclusive-OR of the two 5-MHz clock output signals (CLKOUT1 and CLKOUT2) of the TMS32020. An alternate approach consists of using a flip-flop to convert the original 20-MHz signal down to the desired 10-MHz clock.

#### TMS34061 and TMS4161 Interface

The interface between the VRAMs and the VSC is straightforward. Eight address output lines (MA7-MA0) on the VSC are tied to the address lines (A7-A0) of each of the VRAMs.  $\overline{R}$ ASO- $\overline{R}$ AS3 and  $\overline{C}$ AS $\overline{H}$ II are control signal outputs of the VSC used to provide the necessary  $\overline{R}$ AS and  $\overline{C}$ AS signal inputs to each of the VRAMs, thus properly enabling access to the pixels being addressed.  $\overline{C}$ AS $\overline{H}$ II is tied commonly to all the  $\overline{C}$ AS inputs of the VRAMs, while  $\overline{R}$ ASO- $\overline{R}$ AS3 split the VRAMs into four blocks. The other control lines,  $\overline{T}$ R $\overline{V}$ QE and  $\overline{W}$ , are tied commonly to all VRAMs, providing signals that enable shift register transfer cycles and write cycles, respectively. Since the VRAMs are each a 64K x 1-bit memory array, an address access of any single pixel (represented by four bits) actually causes four of the VRAMs to be enabled simultaneously.

The shift-register output of the VRAMs is used to provide the RGBI (red, green, blue, and intensity) signals to the display monitor. The overall display memory array in this design is a 1024 x 512-pixel array. Note that the active display area of the total array is a 720 x 300-pixel array, as shown in Figure 9.

Output from each of the VRAMs is shifted in parallel to an eight-bit external shift register for each of the RGBI signals (see Figure 10). More detailed information of the VSC and VRAM interface may be found by consulting the TMS34061 Evaluation Module User's Guide. 13

## **Color Palette Option**

An option to be considered for a graphics display system is the addition of a color palette. The TMS34070 color palette. It is designed to generate up to 4096 colors on a single display. It provides a 16-register lookup, expanding the color selection to 4 bits each of RGB in three 4-bit Digital-to-

Analog Converters (DAC). The analog output of each DAC is capable of directly driving standard 75-ohm monitor cables. The 16 14-bit registers of the color lookup table are loaded directly from the video memory, eliminating the need for a separate processor interface through which the registers can be loaded. A mode selection allows the color registers to be loaded (1) prior to the start of each individual scan line, (2) prior to the start of each frame, or (3) only on explicit command.

Figure 11 shows the internal architecture of a TMS34070 video palette, and Figure 12 illustrates a typical video memory system that includes the palette.

#### SOFTWARE DESIGN

In addition to the selection of the hardware to be used, consideration must be given to the design of the software system. When using a raster-scan display system, it is necessary to determine which functions must be included, which would be useful and efficient if included, and which are infrequently used and able to be created from other basic functions by the user. Some functions, such as clearing the screen and drawing lines, are quite obviously necessary.

The TMS32020, together with the VSC, can provide efficient implementations of incremental algorithms utilized in pixel processing. This is possible because of the single-cycle instruction execution of most TMS32020 instructions and the X-Y indirect addressing capabilities of the VSC. In addition, matrix multiplication and other object manipulations are efficiently implemented on the TMS32020 by using the single-cycle hardware multiplier and block processing capabilities. Many other features may need to be evaluated in designing an interactive graphics system (i.e., x-y locators/cursors, output primitives, coordinate




Figure 9. Display Memory Pixel Array

transformations, windows and clipping, zooming, panning, and library functions).15,16

Software to run on a TMS32020 for a graphics system

incorporating a VSC and VRAMs mapped into the data memory space must be designed with certain considerations. The TMS32020 is designed to access data memory in a direct




Figure 10. 1024 x 512-Pixel Four-Plane Display Memory




Figure 11. Block Diagram of a TMS34070 Video Palette




Figure 12. Video Memory System with a Video Palette Enhancement

memory accessing mode that limits accesses to pages of memory (128 words in length) or in an indirect memory accessing mode through the use of the auxiliary registers. Therefore, accessing a VSC or VRAMs along with the internal data memory space of the TMS32020 requires the simultaneous use of both addressing techniques. (If only direct addressing is used, frequent use of the LDPK instruction is required, resulting in a less efficient coding of the algorithms.) Because of the demand to use both addressing techniques, it is necessary to make the clearest, most efficient use of the auxiliary registers, The VSC and VRAMs are best accessed through a layered software approach with algorithms of basic functionality being called and utilized by routines with a higher level of functionality.

In the following sections, a description of the software design is given. Various considerations with regard to the necessity and level of each functional routine are discussed.

#### Accessing the VSC

Access to the VSC (and to the VRAMs) is provided through the data memory address space of the TMS32020. The VSC (and consequently the VRAMs) is enabled whenever an external memory access is made with A15 in a low state. The VSC is function-selected by the TMS32020 using a three-bit function-select code input on FS2-FS0. Table 1 gives the function-select codes and their descriptions. These inputs are driven by address lines A13-A11 of the TMS32020. Whenever A11, A12, and A13 are all zero, the A10 address line should be set to a one to assure that an external address is generated.

From Table 1, it can be determined that the registers may be accessed at TMS32020 addresses starting at >0400 or at > 1000. X-Y indirect access occupies the address range starting at >0800. The host-direct access, although not fully implemented in this circuit, begins with addresses at > 1800.

Table 1. Function-Select Decoding

TMS32020 STARTING	A13	A12	A11	SELECTED FUNCTION CYCLE
DATA MEMORY ADDRESS	FS2	FS1	FS0	SELECTED FUNCTION CYCLE
>0400	0	0	0	Register access
>0800	0	0	1	X-Y indirect access
> 1000	0	1	0	Register access
>1800	0	1	1	Host-direct access
>2000	1	0	0	Shift-register access (SR to memory)
> 2800	1	0	1	Shift-register access (memory to SR)
>3000	1	1	0	Reserved
>3800	1	1	1	Reserved (put VSC in test mode)

Shift-register accesses are located at either >2000 or >2800 depending on whether data is being moved from the shift register to memory or from memory to the shift register.

Descriptions of the VSC internal registers corresponding to specific TMS32020 data memory addresses

are shown in Table 2. Note that in the accesses to the VSC internal registers, the useful addresses are actually eight address units apart; i.e., eight consecutive addresses actually access the same internal register.

Table 2. VSC Register Address Map

TMS32020 DATA MEMORY ADDRESS	TMS34061 REGISTER DESCRIPTION
0400	Horizontal End Sync - Low Byte
0408	Horizontal End Sync - High Byte
0410	Horizontal End Blank - Low Byte
0418	Horizontal End Blank - High Byte
0420	Horizontal Start Blank - Low Byte
0428	Horizontal Start Blank - High Byte
0430	Horizontal Total - Low Byte
0438	Horizontal Total - High Byte
0440	Vertical End Sync - Low Byte
0448	Vertical End Sync - High Byte
0450	Vertical End Blank - Low Byte
0458	Vertical End Blank - High Byte
0460	Vertical Start Blank - Low Byte
0468	Vertical Start Blank - High Byte
0470	Vertical Total - Low Byte
0478	Vertical Total - High Byte
0480	Display Address Update - Low Byte
0488	Display Address Update - High Byte

TMS32020 DATA MEMORY ADDRESS	TMS34061 REGISTER DESCRIPTION
0490	Display Start - Low Byte
0498	Display Start - High Byte
04A0	Vertical Interrupt - Low Byte
04A8	Vertical Interrupt - High Byte
04B0	Control Register 1 - Low Byte
04B8	Control Register 1 - High Byte
04C0	Control Register 2 - Low Byte
04C8	Control Register 2 - High Byte
04D0	Status Register - Low Byte
04D8	Status Register - High Byte
04E0	X-Y Offset Register - Low Byte
04E8	X-Y Offset Register - High Byte
04F0	X-Y Address Register - Low Byte
04F8	X-Y Address Register - High Byte
0500	Display Address Register - Low Byte
0508	Display Address Register - High Byte
0510	Vertical Count Register - Low Byte
0518	Vertical Count Register - High Byte

Information is provided about the X-Y indirect address access in Table 3. Note that in the accesses to the X-Y indirect mode, the useful addresses are actually eight address units apart; i.e., eight consecutive addresses actually perform the same X-Y indirect function. For more general information about accessing the VSC, refer to the TMS34061 User's Guide.

Table 3. Address Map of X-Y Adjustment Codes

TMS32020 DATA MEMORY ADDRESS	X-Y ADJUSTMI X	ENT FUNCTION Y
0800	No adjustment	
0808	Increment X	
0810	Decrement X	
0818	Clear X	
0820		Increment Y
0828	Increment X	Increment Y
0830	Decrement X	Increment Y
0838	Clear X	Increment Y
0840		Decrement Y
0848	Increment X	Decrement Y
0850	Decrement X	Decrement Y
0858	Clear X	Decrement Y
0860		Clear Y
0868	Increment X	Clear Y
0870	Decrement X	Clear Y
0878	Clear X	Clear Y

## Initializing the VSC Registers

Whenever a reset signal is applied to the VSC, the internal registers of the VSC assume specific values. These registers must be initialized to values matching the actual hardware configuration before any memory accesses to the VRAMs take place. The code to initialize these values is contained in the appendix in the section beginning with the label VSCIN.

The first four registers define the timing for each horizontal line. Note that the number of time units between the "End Blank" signal at the beginning of the line and the "Start Blank" signal at the end of the line is 90. The reason for this is that each shift clock signal applied to the VRAMs accesses data from eight VRAMs, shifting data in parallel to an external shift register. This provides 720 pixels per line in total (90 time units x 8 pixel data bits/time unit = 720 pixels). The next four registers define the vertical timing control, with the difference in the two blanking times resulting in 300 lines on the display. The next two registers set up the starting address of the display in the VRAMs and

define the address increment to be applied whenever the internal shift registers must be reloaded. The remaining registers are set to provide feedback to the host, basic function control, and the X-Y description for host-indirect access to the VRAMs.

The X-Y Offset Register is set to split the X-Y Address Register into nine bits of Y and seven bits of X, and to supply an additional two bits of X-Y address extension as the two LSBs of X. This splits the eighteen bits of X-Y address evenly, allowing X and Y addressing from 0 to 511. The X addressing is further expanded by accessing two pixels at a time (eight-bit data bus), resulting in effective X addressing from 0 to 1023.

## Clearing the Display Screen

Certain operations are absolutely vital in the design of a graphics system. One of these vital operations or functions is the ability to clear the entire display to a single color. Several features of the VSC and the TMS32020 are used to optimize the implementation of this function. The flow diagram shown in Figure 13 describes the process required to clear the screen to any given color.

To optimize the task of clearing the screen, the VSC provides an active strobe on RASO, RAS1, RAS2, and RAS3 simultaneously. The end result is the expansion of the data bus to effectively four times its width. In this system, the same pixel data can be written to eight pixels (instead of two) for each write operation from the TMS32020.

In an efficient implementation of the screen-clearing algorithm, all the pixels are written in a row that is not being displayed. Because of the use of the internal shift register in the VRAMs, writing a row of VRAM data that is consistent with the shift-register size requires 256 writes. Since eight pixels are being written with each write, it requires only 256 writes for a full row of data to be written to all the memories. The TMS32020 RPTK instruction aids in the program execution of this operation by providing a single instruction execution loop, as shown below.

RPTK 25: SACL \*+

After a row of off-display memory is filled, the TMS32020 must wait for the vertical blanking period to occur. When the vertical blanking period begins, a second feature of the VSC and VRAMs is utilized. The VSC is modified to inhibit display-update cycles, and the contents of the off-screen memory that were filled in previously are transferred to the shift registers of the VRAMs. Using the RPT instruction, the shift-register contents are moved to every row of the display memory. Because of the organization of the VRAMs in representing the display, the contents of the shift register are equivalent to two rows of data on the display. The number of writes required to fill display memory are equal to one-half the actual number of rows in the display. Utilization of the auxiliary registers in the TMS32020 and the capability to modify the contents of




Figure 13. Clear Screen Flow Diagram

an auxiliary register by the contents of the base auxiliary register are critical to the efficient implementation of this operation.


The routine labeled CLEAR and contained in the code listed in the appendix provides an example of this implementation.

## Bresenham's Line-Drawing Algorithm


A figure or object is constructed of lines that must be drawn on a pixel-by-pixel basis in any bit-mapped, rasterscan graphics system. The lines used must produce an equally satisfying image with consideration given for actual display resolution when the object is drawn in any orientation on the screen: i.e., when a line of a given length is drawn between two points, the line must be as smooth as possible and without holes or gaps. It is also important that the lines be drawn in an efficient manner with the minimum number of calculations possible since the basic line-drawing algorithm is used frequently in creating and modifying images. An attractive and popular choice for vector generation in a rasterscan display system is Bresenham's algorithm. The algorithm requires only integer arithmetic, thus the reason for its popularity. A discussion of the theory of Bresenham's algorithm is found in reference [17]. The specific TMS32020 implementation is described in the following paragraphs and in the flow diagram shown in Figure 14. The code for this implementation is provided in the appendix beginning with the label LINE.

Figure 15 shows the approach to a line drawing in a two-dimensional Cartesian-coordinate system. Figure 15(a) shows the coordinate system divided into octants. Given two points A and B (see Figure 15(b)), it is convenient to translate the points so that one of them (e.g., A) lies at the coordinate system's origin (see Figure 15(c)). It can then be seen that the line from A to B must lie in one of the octants. (Here it is assumed that the lines shown to divide the octants actually belong to one or the other of the two octants.) Using Bresenham's algorithm, a line may be drawn from A to B in any of the octants. Unfortunately, the coding for each of the octants is unique, and a significant amount of program space is required. A technique used to reduce the program memory requirement by half is to perform the translation of the points in such a way that the point not at the origin always has a positive y-coordinate value (see Figure 15(d)). In this way, it is necessary only to provide code for four of the eight octants.

Each of the four octants begins at the point that has been translated to the origin and utilizes the X-Y indirect-addressing function of the VSC to access memory and modifies the address register. The modification of the address for each octant is one of the four combinations of incrementing and decrementing X and Y. On a pixel-by-pixel basis, an increment (or decrement) in the x coordinate does not always result in an increment (or decrement) in the X address. Table 4 shows the selection of X-Y adjustment codes loaded into the auxiliary registers to facilitate access to the video memories.



(a) LINE-DRAWING SETUP PROCEDURE



(b) OCTANT-2 LINE-DRAWING PROCEDURE

Figure 14. Flow Diagram for a Line-Drawing Algorithm




Figure 15. Line Drawing in a Cartesian-Coordinate System

Table 4. X-Y Adjustment Code Utilization in Line Drawing

OCTANT	AUXILIARY REGISTERS							
	AR1	AR3	AR4					
#1	XNOP YNOP	XNOP YINC	XINC YINC	XINC YNOP				
#2	XNOP YNOP	XNOP YINC	XINC YINC					
#3	XNOP YNOP	XNOP YINC	XDEC YINC					
#4	XNOP YNOP	XNOP YINC	XDEC YINC	XDEC YNOP				

The algorithm is designed using the following approach for all octants. The distance function that determines the location of the next point is tested before writing to the present point. Based on whether the distance function is positive or negative, a branch is taken. Then, the corresponding increment constant is added to the difference function to modify it in preparation for the decision at the next point. The pixel pair with the desired pixel is read from memory and masked using the access through auxiliary register 1 (AR1). After the new color value has been added, the pixel pair is written back to video memory using an auxiliary register (AR2, AR3, or AR4), which provides the appropriate address adjustment for the next pixel modification. Auxiliary register 0 (AR0) contains the number of pixels that must be modified to connect the two designated points. AR0 is decremented, with appropriate branch control to the next difference function test, until all pixels between A and B are modified.

Extensive use is made of the auxiliary registers to allow interleaved access of the video memories and internal memory of the TMS32020. This implementation minimizes execution time, a primary concern, as well as reduces the program memory requirement. In addition, tests for horizontal and vertical lines are also made to improve the rate at which those lines are drawn. Table 5 shows the performance per pixel for line drawing in the present implementation.

Table 5. TMS32020 Performance per Pixel for Line Drawing

FUNCTION	CYCLES	TIME AT 200 NS/CYCLE
Horizontal line	5	1.0 μs
Vertical line	13	2.6 μs
Diagonal line	18	3.6 µs

Further optimization can be accomplished by designing the hardware to establish a single pixel-width data bus. By implementing this modification, it is no longer necessary to perform read-modify-writes with the video memory. The reduction to write-only for line drawing nearly doubles the throughput of the TMS32020 for this function. A second benefit of a single pixel-width bus implementation is the compression of the algorithm to the equivalent of the code required for a single octant, thus further reducing the amount of program memory required.

## Rotating a Wire-Frame Cube

The usefulness of a line-drawing function can easily be seen in the construction of such simple objects as a wire-frame cube. The importance of the efficiency of the function is observed when the task is expanded to include the rotation of that object. The discussion here encompasses the definition of a three-dimensional object and the rotation of that object in its coordinate space. It further includes the viewpoint perspective of that object and its perspective projection onto the two-dimensional display space.

An object can be defined by its vertices and a list of the connections of those vertices. In the case of a cube, the definition is relatively simple; eight vertices are connected to form 12 edges. To draw the cube on the screen, the vertices in the three-dimensional space of the cube must first be translated, rotated, and scaled with respect to an observer's viewpoint, and then projected onto the two-dimensional display space. The net result of these operations is a second list of points describing the cube in a two-dimensional projection. After the second list of cube vertices is generated, a list that links those points appropriately can be used to supply the line-drawing algorithm with pairs of points, thus generating the image of a wire-frame cube on the screen.

In order to effect a rotation of the wire-frame cube on the display, it is necessary to rotate the vertices of the cube in its originally defined three-dimensional space, apply the viewpoint and projection, and redraw the object on the screen. Two additional elements must be considered. First, in order not to leave multiple images of the object on the screen, it is necessary not only to draw the object in its modified position but also to erase the previous image of the object. Second, the erasure and modified drawing must occur within a period of time that has an upper bound of the refresh cycle of the display (typically 1/60 second). This assures that the viewer always sees a complete object on the display. An alternative, which can allow the time to be longer for display modification and still permit continual observation of fully present objects, is to expand the video memory. By expanding the video memory, a complete screen can be created in memory, which is not being actively displayed. During the vertical blanking period following completion of the image modification, the starting display address can be modified to show that portion of memory, while the next cycle of modification can begin with the memory previously being displayed. In other words, the video memory can be divided into two display windows, and displayed and modified in a "ping-pong" approach.

A code implementation of the first approach discussed for the rotation of a wire-frame cube is included in the appendix beginning with the label CUBER. This routine calls or uses five other subroutines: CLEAR and LINE (mentioned previously), and ROTZ, MTRX4, and PRJCTN (to be discussed later). The flow diagram shown in Figure 16 describes the process that is used to perform the wire-frame cube rotation.

The basic process of cube rotation begins by loading the definition table of the cube and the matrices into the designated areas of memory. If it is required that the viewpoint matrix and projection matrix be dynamically defined, the matrix definition may occur at this point. After this overhead is completed, the overall rotation loop is entered.

Inside the main rotation loop (label CTLOOP), the first task is to build the modified rotation matrix. Two alternatives exist to continuously rotate an object. One of the alternatives is to rotate the present coordinate values for all vertices using a fixed-rotation matrix, and update the coordinates with the modified (rotated) values. This method allows a degradation




Figure 16. Flow Diagram for a Wire-Frame Cube Rotation

in the object definition since the modified results are recursive, requiring truncation or rounding, and eventually propagate an observable error. The other alternative and the one chosen here is to maintain the original coordinate values and modify the rotation matrix. The benefit of this approach is that the modification can be integer, beginning with zero and increasing to a maximum value at which point a reset to zero occurs. This is expected since the rotation is a circular function. After the rotation matrix has been determined, the matrix manipulation of each of the vertices can begin. Following all the matrix calculations, the screen coordinates of each vertex are in a table. Using straightline code as a list implementation, the screen is cleared, and coordinates are supplied to the line-drawing routine in 12 pairs. When

all 12 lines are drawn, forming the cube, the angle of rotation is updated for the next iteration, and the main loop is repeated.

An inner loop is used to perform the matrix manipulation of each of the vertices. Within this loop, the coordinates of a point are loaded, the three matrix subroutines for rotation, viewpoint perspective, and projection are called in succession, and the results are stored in a table of screen coordinates. This loop is executed once for each vertex point that is used to define the object (eight in the case of a cube). Table 6 summarizes the performance of the TMS32020 in cube rotation and in matrix manipulation that converts the object coordinates to screen coordinates on a per-vertex basis.

Table 6. TMS32020 Performance per Vertex for Cube Rotation

FUNCTION	CYCLES	TIME AT 200 NS/CYCLE
Move vertex from cube definition table	6	1.2 μs
Rotation matrix - rotate point	20	4.0 μs
Combination matrix - viewpoint perspective	35	7.0 μs
Projection matrix - project 3-D to 2-D	49	9.8 μs
Update screen location table	4	0.8 μs
Loop overhead	3	0.6 μs
TOTAL	117	23.4 μs
Total computation for eight vertices	936	187.2 μs

Some assumptions were made in implementing each of the matrix subroutines. These assumptions relating to rotation, viewpoint perspective, and projection are sufficiently general for most cases but are worthy of an explanation. The overall matrix transformation for each point is defined by the following matrix equation:

$$[X_p \ Y_p \ Z_p] = [X \ Y \ Z \ 1] \bullet \begin{bmatrix} R_{11} & R_{12} & R_{13} & 0 \\ R_{21} & R_{22} & R_{33} & 0 \\ R_{31} & R_{32} & R_{33} & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}$$

$$\bullet \begin{bmatrix} C_{11} & C_{12} & C_{13} & 0 \\ C_{21} & C_{22} & C_{33} & 0 \\ C_{31} & C_{32} & C_{33} & 0 \\ C_{41} & C_{42} & C_{43} & 1 \end{bmatrix} \bullet \begin{bmatrix} P_x & 0 & 0 & 0 \\ 0 & P_y & 0 & 0 \\ 0 & 0 & P_z & 0 \\ T_x & T_y & T_z & 1 \end{bmatrix}$$

$$(1)$$

#### Rotation

In rotating each vertex of the object, it is assumed that the object is simply rotating about some axis through the body. The actual cube definition, used as the example in the code presented in the appendix, begins with the cube centered at the origin of a Cartesian-coordinate system with the cube faces being orthogonally centered on the x, y, and z axes. This orientation is shown in Figure 17. By using this orientation and rotating the cube about the z axis, the cube is observed to spin on one of its faces. If it is desired to have the cube spin on one of its corners, then the original orientation may be altered to be like the one shown in Figure 18. The key to the assumption is not the axis about which the object is rotating, but rather the fact that the object is simply rotating. If the desire is to observe the object in a more complicated motion, i.e., by adding precession and nutation and/or revolution, then the rotation matrix, which describes the object's motion, necessarily increases in complexity.




Figure 17. "Real-World" Cube Definition




Figure 18. Alternate "Real-World" Cube Definition

With the assumptions as described, the rotation matrix, which begins as a 4 x 4 matrix using homogeneous coordinates, can actually be reduced to a simple 2 x 2 matrix for the necessary calculations. This is possible since the z-coordinate value of each point does not change with rotation and the motion is a simple rotation, involving no additional translation in x or y.

$$[X_r \ Y_r \ Z_r] = [X_0 \ Y_0 \ Z_0 \ 1] \quad \bullet \quad \begin{bmatrix} R_{11} & R_{12} & R_{13} & 0 \\ R_{21} & R_{22} & R_{33} & 0 \\ R_{31} & R_{32} & R_{33} & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}$$

$$[X_r \ Y_r] = [X_o \ Y_o] \bullet \begin{bmatrix} R_{11} & R_{12} \\ R_{21} & R_{22} \end{bmatrix}$$
 (3)

One additional condition is assumed for this example. The cube being rotated is a "unit" cube in its coordinate system, with no side longer than one. The orthogonal orientation of the cube results in all coordinate values being  $\pm~0.5$  for all coordinates (x,y,z). This condition is required so that the coordinate values are always defined as a Q15 number (i.e., 15 bits following an assumed binary point), thus simplifying the calculational load for the TMS32020 code implementation.

## Viewpoint Perspective


Placing the cube in a perspective position is a basic, yet involved, operation that must be performed before the object can be projected onto the screen. In most cases, if a stationary viewpoint is used, a combination matrix can be developed prior to its real-time use and stored as a single matrix. The combination matrix is actually the product of seven individual matrices for the specific case of the cube rotation code in the appendix.

A matrix supplying the viewpoint perspective of an object includes translation, rotation, and scaling. Its general

form is therefore a complete 4 x 4 matrix, although for purposes of implementation, the calculations reduce to a 4 x 3 matrix since the known zeroes and ones can be eliminated.

$$[X_c \ Y_c \ Z_c \ 1] \ = \ [X_r \ Y_r \ Z_r \ 1] \bullet \left[ \begin{array}{cccc} C_{11} & C_{12} & C_{13} & 0 \\ C_{21} & C_{22} & C_{33} & 0 \\ C_{31} & C_{32} & C_{33} & 0 \\ C_{41} & C_{42} & C_{43} & 1 \end{array} \right]$$

To determine the composition of the viewpoint matrix, the following elements must be considered: First, a point of observation in the "real-world" coordinate system, outside the object, must be selected. The coordinates of this point actually become the origin, and the object is subject to a translation equivalent to this from the origin. Second, the X-Y address coordinates of a point on the display screen are like those shown in Figure 19. Since a right-hand coordinate system is the normal expectation, the z axis in the screen coordinate system points into the screen. The observer is thus looking parallel, down the z axis at the point of observation rather than at the object. This means that the next three simple matrices used to build the combination matrix turn the line of sight from parallel with the z axis to pointing at the center of the object. Third, it is generally desirable to observe positive z-coordinate values as if they were projecting from the screen. The next matrix accomplishes this task, thus converting from a right-hand to a left-hand coordinate representation, as shown in Figure 20. In the same way, positive y values are normally observed as going up rather than down. Another similar matrix is utilized, which converts back to a right-hand coordinate system (see Figure 21). Fourth and finally, the last element going into the combination matrix is a matrix that provides a scale normalization defining the size of the object relative to the viewing position of the actual observer. In other words, this matrix incorporates the relative scaling of the object with respect to the assumed distance of the actual observer from the display screen.






Figure 19. X-Y Address Coordinates of a Display System

Figure 20. Z-Axis Conversion to the Normal Observation




Figure 21. Y-Axis Conversion to the Normal Observation

#### Projection

Thus far, discussion has been presented with regard to orienting an object with respect to "normal" screen observation, and all of the matrices have defined and manipulated the object in three dimensions. It is necessary to convert the coordinates to only two dimensions, corresponding to the X-Y addressing of the video memory, in order to "draw" the object on the screen. The conversion must incorporate the z-coordinate value into both the x and y coordinates, producing the X and Y memory addresses.

Figure 22 shows the method used to incorporate z into x and y in the viewer's coordinate system. The fundamental process is to modify the value of x and y, and correspondingly the position of the point on the screen relative to the depth or projection of the z-coordinate value. In other words, in a screen-projected coordinate system, a line positioned close to the observer is seen as a longer line than one positioned farther away, assuming that both have the same relative length in the "real-world" coordinate system.




Figure 22. Z-Coordinate Projection onto the X-Y Screen

The matrix to apply this projection is a diagonal matrix plus translation. The diagonal elements also apply a scaling, thus allowing the object to be sized to fill a designated area of the screen. This sizing factor is equivalent to using a "zoom." The translation elements allow the object to be positioned with its center at any point on the screen.

$$[X_{p} Y_{p} Z_{p} 1] = [X_{c} Y_{c} Z_{c} 1]$$

$$\bullet \begin{bmatrix} VSX' & 0 & 0 & 0 \\ 0 & VSY' & 0 & 0 \\ 0 & 0 & VSZ' & 0 \end{bmatrix}$$
(5)

$$VSX' = VSX/Z_c$$
  $VSY' = VSY/Z_c$  (6)

An analysis of the calculations for this matrix shows that it requires the equivalent computations of a 2 x 2 matrix, in addition to the division necessary to calculate  $1/Z_{\rm C}$ . This is due to the fact that the matrix is diagonal. The parameters, VSX' and VSY', are dynamically generated for the projection matrix, with the stored parameters for the matrix being the X and Y screen scaling (VSX, VSY) and centering (VCX, VCY) parameters.

## Filled-Ellipse Drawing

An additional graphics function for filled-elipse drawing is worthy of discussion although it represents somewhat of a special case. This function is technically composed of two separate functions: curve drawing and filling regular objects. While the task of filling as presented here is specialized, it contains some useful insight into utilizing the power of the VSC. A curve-drawing algorithm, as an extension to the line-drawing algorithm previously discussed, has an even wider scope of potential.


Curve drawing, in general, provides a useful function in many graphics applications. In some display systems, even drawing what appears to be a circle requires a general ellipsedrawing algorithm. This is true for the display monitor used in the project described in this report. An efficient algorithm for drawing ellipses is the midpoint algorithm. <sup>18</sup> This algorithm represents a general approach that can be used to build incremental algorithms for drawing curves other than circles or ellipses.

The basis of an incremental curve drawing is a minimization of the linear error of the drawn curve in reference to the true curve. This is similar to the basis and approach of the line-drawing algorithm. A second basis for the approach must be its efficiency and accuracy in implementation.

The linear error can be minimized to a maximum of one-half the distance between vertically- or horizontally-adjacent pixels if an eight-way-stepping technique is used or minimized to a maximum of one-half the distance between diagonally adjacent pixels if a four-way-stepping technique is used. A comparison of the pixel-stepping directions is shown in Figure 23. Since the task here is to draw a filled ellipse, rather than the ellipse boundary, the four-way-stepping technique is utilized.

Although the distance function used to determine the

linear error in a line-drawing algorithm is linear, the distance function in a curve-drawing algorithm is quadratic. The consequence of a quadratic distance function is that the calculations of the function must be carried out with greater than 16-bit precision. The TMS32020 code implementation for determining the curve boundary of an arbitrary ellipse is found in the appendix beginning with the label FELIPS. Figure 24 shows a flow diagram of the filled-ellipse drawing routine.





(b) EIGHT-WAY STEPPING

Figure 23. Alternative Pixel-Stepping Directions




Figure 24. Filled-Ellipse Drawing Flow Diagram




Figure 24. Filled-Ellipse Drawing Flow Diagram (continued)




Figure 24. Filled-Ellipse Drawing Flow Diagram (concluded)

In the filled-ellipse routine, after the parameter initialization has taken place, the x-coordinate value (in the memory-space coordinate system) is saved on a stack for each y-coordinate value in a single quadrant arc. An example of this approach is shown in Figure 25. The values stored in the memory are the x-coordinate values relative to the center of the ellipse being located at the origin.

To draw the filled ellipse on the screen, four loops are used instead of one or two to allow RAS3, RAS2, RAS1, and RAS0 to be utilized simultaneously wherever possible, thereby enhancing the performance. This technique is possible since the approach to drawing a filled ellipse is to draw a series of horizontal lines.

Starting at the top of the ellipse, the horizontal lines may be of the short variety and include no groups of eight pixels addressed as a single block. Going down the ellipse toward its center, the lines get longer and begin to include groups of eight pixels addressed as a single block. (This is only guaranteed to be true if the ellipse is specified to have a horizontal axis value of eight or larger.) Figure 26 depicts the difference between a "short" line and a "long" line. When the loop drawing the short lines is terminated by detecting the presence of eight pixel blocks, the second loop

is entered. This loop breaks the line up into a left segment part of one to eight pixels, a center segment part of a number of eight pixel blocks, and a right segment part of one to eight pixels. When the stack of x-coordinate values has been exhausted, the center of the ellipse is reached and the top half of the ellipse is drawn.

Since the stack is a memory implementation, processing begins by accessing the stack in the reverse direction. The series of wide lines that include the eight pixel blocks are drawn until it is determined that a line contains no such blocks. When this condition is observed, the loop is terminated. The last loop, which draws the short lines, is executed until the stack is exhausted, and the drawing of the ellipse is completed.

Several specific features are noted when using this coding of a filled-ellipse algorithm on the TMS32020. First, the symmetry of the ellipse is utilized to reduce the loop calculations to determine the boundary points. Second, in the loops to draw the short lines, the coding is similar to the special-case horizontal-line coding in the standard linedrawing algorithm. Third, the multiRAS capability of the VSC and the RPT instruction of the TMS32020 enhance the throughput on the longer lines.




Figure 25. Filled-Ellipse Plotting Stack




Figure 26. Horizontal-Line Construction of a Filled Ellipse

#### SUMMARY

A proposed graphics system is presented in this report, which consists of an image control processor (the TMS32020), a display controller (the VSC), video RAMs, and program memory for the TMS32020. A display monitor is incorporated to view the graphics memory. Although a specific host processor and interface to the TMS32020 is not included in this specific project, a typical system may include a host. The TMS32020 is easily interfaced to any of a wide range of host processors. On the other hand, a designer may choose to incorporate the host functions into the TMS32020, in which case the present hardware can be expanded by adding additional program memories and a communications interface.

The TMS32020, while designed for optimizing digital signal processing tasks, has a large number of features commonly found on many general-purpose microprocessors. By combining these features with a high-speed architecture, the TMS32020 provides significant advantages over those same microprocessors. The high-speed architecture is based on separate program and data memory spaces that allow full overlap of instruction fetch and execution, a 16 x 16-bit hardware multiplier with a 32-bit accumulator capable of performing multiply-accumulates in a single instruction cycle of 200 ns, auxiliary registers with a separate arithmetic unit to provide efficient indirect addressing and loop control, and a powerful instruction set that includes multifunction and repeat instructions.

The system presented is efficient in graphics image generation because of several important features. First, by using the VSC and VRAMs, a large video display address space can be addressed with essentially no additional support logic, and video memory accesses are virtually unlimited. Second, the TMS32020 is easily interfaced to the VSC and VRAMs, again with essentially no additional logic. Third, the TMS32020 provides an instruction set that executes largely in a single instruction cycle, thus benefiting even highly optimized graphics algorithms, such as Bresenham's line-drawing algorithm. Finally, the hardware multiplier in the TMS32020 minimizes execution time for matrix multiplications utilized in graphics for rotation, translation, and scaling.

The designer is thus presented with a comprehensive solution to the problem of designing a graphics display system. A large number of product applications, such as matrix printers, laser printers, PC-based engineering workstations, graphics display terminals, CAD systems for logic design, and interactive application simulators, are all benefited with a TMS32020-based design. The powerful TMS32020 processor provides speed comparable to that of custom-logic designs and ease of development that matches conventional processors. The programmability of the

TMS32020, as well as the VSC, permits shorter design cycles, simpler maintenance, and easier upgrade capability. The inherent flexibilities of a TMS32020-based system allow the design of a system powerful today and expandable tomorrow.

## REFERENCES


- Texas Instruments Digital Signal Processor: TMS32020
   Product Description, Texas Instruments Incorporated (1985)
- TMS32020 Digital Signal Processor Data Sheet, Texas Instruments Incorporated (1985).
- 3. TMS32020 User's Guide, Texas Instruments Incorporated (1985).
- 4. Texas Instruments Graphics: Video System Controller Product Description, Texas Instruments Incorporated (1985).
- TMS34061 Video System Controller Data Sheet, Texas Instruments Incorporated (1985).
- 6. TMS34061 User's Guide, Texas Instruments Incorporated (1985).
- 7. TMS4161 65,536-Bit Multiport Video RAM Data Sheet, Texas Instruments Incorporated (1985).
- G.B. Clark, Topological Structure of the TMS4161 Multiport Video RAM (Application Report), Texas Instruments (1984).
- 9. R. Pinkham et al., "Video RAM Excels at Fast Graphics," *Electronic Design* (August 18, 1983).
- C.D. Crowell, Matrix Multiplication with the TMS32010 and TMS32020 (Application Report), Texas Instruments Incorporated (1985).
- C.D. Crowell, TMS32020 and MC68000 Interface (Application Report), Texas Instruments Incorporated (1985)
- J. Bradley et al., Hardware Interfacing to the TMS32020
   (Application Report), Texas Instruments Incorporated (1985).
- 13. TMS34061 Evaluation Module User's Guide, Texas Instruments Incorporated (1985).
- 14. TMS34070 User's Guide, Texas Instruments Incorporated (1985).
- 15. J.D. Foley and A. Van Dam, Fundamentals of Interactive Computer Graphics, Addison-Wesley (1982).
- W.M. Newman and R.F. Sproull, Principles of Interactive Computer Graphics, McGraw-Hill (1979).
- J.E. Bresenham, "Algorithm for Computer Control of a Digital Plotter," *IBM Systems Journal*, Vol 4, No. 1, 24-30 (1965)
- J.R. Van Aken, "An Efficient Ellipse-Drawing Algorithm," IEEE Computer Graphics and Applications, Vol 4, No. 9, 24-35 (1984).

## APPENDIX A


# TMS32020 AND TMS34061 GRAPHICS SYSTEM SCHEMATIC

# Parts List for the Graphics System Schematic

<b>U</b> 1	TMS32020	Digital Signal Processor
U2	TMS34061	Video System Controller
U3-U6	TBP28S166	2K x 8 Programmable ROM
U7-U38	TMS4161	64K x 1 Multiport Video RAM
U39	SN74S138	3-to-8 Line Decoders/Demultiplexers
U40	SN74LS244	Octal Buffers/Line Drivers/Line Receivers
U41	SN74LS125	Quad Bus Buffer Gates with Three-State Outputs
U42,U48	SN74LS04	Hexadecimal Inverters
U43	SN74S00	Quad 2-Input Positive-NAND Gates
U44	SN74S32	Quad 2-Input Positive-OR Gates
U45	SN74S86	Quad 2-Input Exclusive-OR Gates
U46	SN74LS245	Octal Bus Tranceivers
U50	SN74AS74	Dual D-Type Positive-Edge-Triggered Flip-Flops
U52,U55	SN74S113	Dual J-K Negative-Edge-Triggered Flip-Flops
U53	SN74LS241	Octal Buffers/Line Drivers/Line Receivers
U54	SN74AS02	Quad 2-Input Positive-NOR Gates
U56	SN74AS27	Triple 3-Input Positive-NOR Gates
U57	SN74AS08	Quad 2-Input Positive-NAND Gates
U58-U61	SN74F299	8-Bit Bidirectional Shift/Store Registers
X1		20.000 MHz Oscillator
X2		18.432 MHz Oscillator
U64		33 Ohm 8-Resistor Pack
R1,R2		390 Ohm Resistors
R3-R8		1K Ohm Resistors
R9-R19		4.7K Ohm Resistors
C1-C4		39 μF Bypass Capacitors
C5		0.1 μF Capacitor
C6-C13		0.1 μF Bypass Capacitors
C14-C63		0.001 μF Bypass Capacitors
S1		SPST Momentary Contact Switch



23. A Graphics Implementation Using the TMS32020 and TMS34061



# APPENDIX B

## TMS32020 GRAPHICS SOFTWARE ALGORITHMS

1-

GRAPHIC 320	20 FAMILY M	ACRO ASSE	EMBLER PC 1.0 85.157	15:17:30 12-05-85 PAGE 0001	GRAPHI TMS320			0 FAMILY			PC 1.0 85,157	15:17:30 12-05-85 PAGE 0002
0001	C	OPY P	RELUDE.ASM		B0002			•				
A0002	- 11		GRAPHIC'		B0003			******	******	*******		***************
A0003		PTION X			B0004			• This	routine	is execut	ted each time the	RS- pin is pulled
A0004	•				B0005						ed. All internal	
A0005	*******	*******	*****************		B0006						lary, status, dat	
A0006	* This is	the sour	rce module for the TMS32	020 for a graphics	B0007							registers and video
A0007			The system is built usi		B0008						34061 are initia	
A0008	<ul><li>contain</li></ul>	ing the	TMS34061 (VSC) and 2 Mb1	t of TMS4161 (VRAM)	B0009			******	******		************	***************
A0009	* configu	red in a	1024 x 512 pixel array	with 4 bit pixels.	B0010							
A0010	<ul> <li>The VSC</li> </ul>	display	s and maintains the cont	ents of the VRAMs.	B0011		0022	INIT	EQU	\$		
A0011	* The TMS:	32020 is	responsible for creatin	g (plotting) the	B0012	0022	CEOI		DINT		* disable all i	nterrupts
A0012	* graphic	images v	which are displayed. Ac	cess to the VRAMs	B0013	0023	C800		LDPK	0	* set-up to acc	ess Block B2
A0013	* by the	TMS32020	is provided through the	VSCs X-Y indirect	B0014	0024	CE02		ROVM		* reset overflo	w mode
A0014	* address	ing acces	ss. Memory control by t	he VSC is	B0015	0025	5588		LARP	ARO	* set auxiliary	pointer to reg 0
A0015			rough 18 accessible regi		B0016	0026	CE08		SPM	0		ft mode to no shift
A0016			y and memory access to t		B0017	0027	CE20		RTXM		* set external	
A0017			emory on the VSC EVM has		B0018	0028	CEOD		SXF		* set external	
A0018			TIPC monitor which has a	720 x 300 pixel	B0019	0029	CE07		SSXM		* set ALU sign-	
A0019	* display	•			B0020				CNFD			ck B0 as data memory
A0020	*******	*******	*****************		B0021				LALK	>FFFF		,
A0021	•					002C	FFFF					
A0022 0000	A	ORG >	0000		B0022	002D	6003		SACL	PRD	* initialize pe	riod register
A0023	•				B0023	002E	CA00		ZAC		•	•
A0024 0000 FF80	RESET B	11	NIT * branch to proce	ssor initialization	B0024	002F	6004		SACL	IMR	* disable each	interrupt
0001 0022					B0025	0030	6005		SACL	GREG	* declare all m	
A0025	•				B0026	0031	CAOI		LACK	1		
A0026 0002 FF80	INTO B	DI	UMMY * no interrupts a	re utilized	B0027	0032	6062		SACL	ONE		
0003 0020					80028							
A0027	•				B0029		0033	VSCIN	EQU	\$		
A0028 0004 FF80	INT1 B	DI	UMMY		B0030	0033	C008		LARK	AR0.8		
0005 0020					B0031	0034	5589		LARP	AR1		
A0029	•				B0032	0035	D100		LRLK	ARI, VSC	REG	
A0030 0006 FF80	INT2 B	DI	UMMY			0036	0400					
0007 0020					B0033	0037	CAOA		LACK	>000A	* load Horizont	al End Sync
A0031	•				B0034	0038	60E0		SACL	*0+		•
A0032 0018	A	ORG >	0018		B0035	0039	68E0		SACH	*0+		
A0033	•				B0036	003A	CA17		LACK	>0017	* load Horizont	al End Blank
A0034 0018 FF80	TINT B	i Di	UMHY		B0037	003B	60E0		SACL	*0+		
0019 0020					B0038				SACH	*0+		
A0035	•				B0039				LACK	>0071	* load Horizont	al Start Blank
A0036 001A FF80	RINT B	DI	UMMY		B0040				SACL	*0+		
001B 0020					B0041	003F	68E0		SACH	*0+		
A0037	•				B0042	0040	CA76		LACK	>0076	<ul> <li>load Horizont</li> </ul>	al Total
A0038 001C FF80	XINT B	DI	UMMY		B0043				SACL	*0+		
001D 0020					B0044				SACH	*0+		
A0039	•				B0045				LACK	>0002	<ul> <li>load Vertical</li> </ul>	End Sync
A0040 001E FF80	TRAP B	D	UMHY		B0046				SACL	•0+		
001F 0020	_				B0047				SACH	*0+		
A0041	•				B0048				LACK	>0013	<ul> <li>load Vertical</li> </ul>	End Blank
A0042 0020 FF80	DUMMY B	DI	UMHY		B0049				SACL	*0+		
0021 0020					B0050				SACH	*0+		
0002	C	OPY II	NIT.ASM		B0051				LALK	>103F	<ul> <li>load Vertical</li> </ul>	Start Blank
						004A						
					B0052				SACL	*0+		
					B0053				SACH	*0+,4		
					B0054				LALK	>1042	<ul> <li>load Vertical</li> </ul>	Total
						004E	1042					

638

23. A Graphics Implementation Using the TMS32020 and TMS34061

GRAPHIC 32020 FAMI TMS32020 - TMS34061 DE	LY MACRO ASSEMBLER MONSTRATION	PC 1.0 85.157 15:17:30 12-05-85 PAGE 0003	GRAPHIC 32020 FAMIL TMS32020 - TMS34061 DEM	Y MACRO ASSEMBLER F ONSTRATION	PC 1.0 85.157	15:17:30 12-05-85 PAGE 0004
B0055 004F 60E0	SACL #0+		B0109 0085 002E	ADD ONE6		
B0056 0050 6CE0	SACH *0+,4		B0110 0086 5842	TBLR BMIN		
B0057 0051 CA02	LACK >0002	* load Display Update Register	B0111 0087 CA03	LACK 3		
B0058 0052 60E0	SACL *0+		80112 0088 6043	SACL THREE6		
B0059 0053 6BE0	SACH *0+		B0113 0089 CA05	LACK 5		
B0060 0054 CA00	LACK >0000	<ul> <li>load Display Start Register</li> </ul>	B0114 008A 6044	SACL FIVE6		
B0061 0055 60E0	SACL *0+		B0115 008B CAD9	LACK 9		
B0062 0056 68E0	SACH *0+	* * * * * * * * * * * * * * * * * * *	B0116 008C 6045	SACL NINE6		
B0063 0057 CA00 B0064 0058 60E0	LACK >0000 SACL *0+	* load Vertical Interrupt	B0117 008D FF80 008E 008F	B PARSER		
80065 0059 68E0	SACH *0+		0003	COPY PARSER.ASI	•	
B0066 005A CA10	LACK >0010	* load Control Register 1	0003	COLL LANGER . AGI	•	
B0067 005B 68E0	SACH *0+					
B0068 005C 60E0	SACL *0+					
B0069 005D CA20	LACK >0020	* load Control Register 2				
B0070 005E 68E0	SACH *0+					
B0071 005F 60E0	SACL *0+					
B0072 0060 CA00	LACK >0000	* load Status Register				
B0073 0061 60E0	SACL *0+					
B0074 0062 68E0 B0075 0063 CA20	SACH *0+ LACK >0020	* load X-Y Offset Register				
B0076 0064 60E0	SACL *0+	" TOBO X-1 OFFSEC REGISCEF				
B0077 0065 68E0	SACH *0+					
B0078 0066 CA00	LACK >0000	* load X-Y Address Register				
B0079 0067 60E0	SACL *0+					
B0080 0068 68E0	SACH *0+					
80081 *						
B0082 0069 CA00	LACK >0000					
B0083 006A FE80	CALL CLEAR	* initialize VRAMs				
006B 04DC B0084 *						
B0085 006C CA00	ZAC					
B0086 006D 5588	LARP ARO					
B0087 006E D000	LRLK ARO,>02	00				
006F 0200		••				
B0088 0070 CBFF	RPTK 255	* initialize Block B0				
B0089 0071 60A0	SACL *+					
B0090 00.72 CBFF	RPTK 255	* initialize Block Bl				
B0091 0073 60A0	SACL *+					
B0092 0074 C063	LARK ARO,>63					
B0093 0075 CB1C B0094 0076 60A0	RPTK 28 SACL *+	* initialize Block 82				
B0095 *	JACL T					
B0096 0077 CA01	LACK I					
B0097 0078 C806	LDPK 6					
B0098 0079 602E	SACL ONE 6					
B0099 007A D001	LALK ROMDAT	* load pixel processing constants				
007B 0B6D						
B0100 007C 5837	TBLR XMAX	* maximum.X address (TIPC * 719)				
B0101 007D 002E	ADD ONE6	t mouthing V address (TIRC - 200)				
B0102 007E 5839 B0103 007F 002E	TBLR YMAX ADD ONE6	* maximum Y address (TIPC = 299)				
80104 0080 583F	TBLR AMAX	* ellipse demo constants				
B0105 0081 002E	ADD ONE6	Ciripae dello Conscents				
B0106 0082 5840	TBLR AMIN					
B0107 0083 002E	ADD ONE6					
B0108 0084 5841	TBLR BMAX					

C0046

C0002	-			
C0003	********		********	****************************
C0004	<ul> <li>The PAR</li> </ul>	RSER rou	itine cont	rols the demonstration of the
C0005	* graphic	s displ	ay system	by reading the control data table
C0006				to the appropriate function. A
C0007				32020, must occur at the beginning
C0008				nd between each command. The parser
C0009				on word to recover from errors in
C0010				ommand table. Following the
C0011				the command word is read and used to
C0012				opriate functional routines. In the
C0013				word is not within the command
C0013				tinues until the next
C0015				found and the process repeats.
C0015	# Whon a	welld o	ill word is	ord is identified, execution is
C0017				opriate routine which must read all
C0017 C0018	· dansre	ered to	the appro	opriate routine which must read all
C0019	uata II	om the	iist appr	opriate to that routine.
C0019	•			
C0020 C0021 008F	PARSER E	OU	_	
C0022 008F C800			\$ 0	# # · · · # · · · · · · · · · · · · ·
C0022 000F C000			U BEGIN	* set-up to access Block B2
0091 0B9B	L	ALK	BEGIN	* top of command table
C0024 0092 606C			CHDADD	
C0025 0093 C800				* save current table address
				* set-up to access Block B2
C0026 0094 D000	L	.RLK	ARO,32020	* load synchronization word
0095 7014				
C0027 0096 5589			AR1	
C0028 0097 206C			CMDADR	<ul> <li>get current table address</li> </ul>
C0029 0098 5869			SYNCH	<ul> <li>read word; expect a sync value</li> </ul>
C0030 0099 0062			ONE	
C0031 009A 3169			ARI, SYNCH	1
C0032 009B 55D0		IAR	*0-	
C0033 009C FB90	8	ANZ	SYNC	* test for sync value
009D 0098				
C0034	•			
C0035 009E 586B				* read word; expect a valid command
C0036 009F 0062			ONE	
C0037 00A0 606C	S	ACL	CMDADR	<ul> <li>save current table address</li> </ul>
C0038 00A1 CA17	L	.ACK	CMDLEN	
C0039 00A2 106B	S	UB	CMND	
C0040 00A3 F280	В	LEZ	PL00P	* verify command is valid
00A4 0093				•
C0041	•			
C0042 00A5 D001	L	ALK	CMDTBL	
00A6 00AB				
C0043 00A7 016B	A	.DD	CMND.1	
C0044 00A8 CE24	C	ALA		* go execute selected command
C0045 00A9 FF80	B		PLOOP	3
00AA 0093				
C0046				

C0048			•			
C0049	00AB	FF80	CMDTBL	В	INIT	• 0000
	00AC	0022				
C0050	00AD			В	DELAY	* 0001
	OOAE	00DC				
C0051	00AF	FF80		В	CLRSCR	* 0002
	00B0					
C0052	00B1	FF80		В	PIXELC	• 0003
	00B2	0100		_		
C0053				В	LINEC	* 0004
	00B4			_		* 0005
C0054				В	DUMONE	• 0005
	00B6 00B7	00DB FF80			001.40	
C0055	00B7			В	POLYC	* 0006
C0056				В	DUMONE	• 0007
C0036	00BA			ь	DOHONE	. 0007
C0057	OOBB			В	DUMONE	* 0008
0005.	OOBC	OODB		•	DOMONE	0000
C0058				В	FELPSC	• 0009
	OOBE	0158		-		
C0059		FF80		В	SPIN	* 000A
	00C0	0169				
C0060	00C1	FF80		В	ELPSET	* 000B
	00C2	01DD				
C0061	00C3	FF80		В	WELPSC	* 000C
	00C4					
C0062		FF80		В	DUMONE	* 000D
	00C6	OODB				
C0063	00C7			В	DUMONE	* 000E
	0008			_		
C0064		FF80		В	STOP	* 000F
	00CA			_		
C0065		FF80		В	DEMO0	* 0010
C0066	0000	0280 FF80		В	DEMO	* 0011
C0066	00CD	0281			DEMO1	• 0011
C0067	00CF	FF80		В	DEMO2	* 0012
C0067	00D0	02FC		ь	UEHUZ	. 0012
C0068	00D1	FF80		В	DEMO3	* 0013
00000	00D2	0343		•	021103	0013
C0069		FF80		В	DEMO4	* 0014
	00D4			•	02.10	••••
C0070		FF80		В	DEMO5	* 0015
	00D6	0450				
C0071	00D7	FF80		В	CUBER	* 0016
	0008	08FC				
C0072		0017	CMDLEN	EQU	\$-CMDTBL.	/2
C0073						

GRAPHIC 32 TMS32020 - TMS		Y MACRO ASSEMBLER DNSTRATION	PC 1.0 85.157	15:17:30 12-05-85 PAGE 0007	GRAPHIC TMS32020 -				SSEMBLER N	PC 1.0	85.157		12-05-85 E 0008
C0075					C0126 0108	5804		TBLR	COLOR	* read	word; ex	pect a colo	r value
C0076 00D9 FF8	0 STOP	B STOP			C0127 0109	C800		LDPK	0				
00DA 00D					C0128 010A			ADD	ONE				
C0077 00DB CE2	6 DUMONE	RET			C0129 010E			SACL	CMDADR			table addre	ss <sub>.</sub>
C0078	•				C0130 0100			CALL	LINE	* plot	the poin	t	
C0079	•	TIME DELAY CONT	ROL			0524							
C0080					C0131 010E	CE 26		RET					
C0081 00DC 206		LAC CMDADR	get current t		C0132		-			TOOL			
C0082 00DD 586 C0083 00DE 006		TBLR TIMDLY ADD ONE	* read word; ex	pect a time value	C0133 C0134			LINE DK	AWING CON	I ROL			
C0084 00DF 606		SACL CMDADR	* save current	table address	C0135 010F	2060	LINEC	LAC	CMDADR	* cet	current t	able addres	
C0085 00E0 306				cable audiess	C0136 0110		LINEC	LDPK	6	get .	correnc c	abie addies	
C0086 00E1 C16		LARK ARI, THP			C0137 0111			TBLR	ΧI	* read	word: ex	pect x1 coo	rdinate
C0087 00E2 558		LARP ARO	•		C0138 0112			ADD	ONE 6				
C0088 00E3 FF8	0	B DECDLY			C0139 0113			TBLR	Y1	* read	word; ex	pect yl coo	rdinate
00E4 00F	4				C0140 0114	4 002E		ADD	ONE 6				
C0089 00E5 C80	B WAITE	LDPK >0008	<ul> <li>VSC register</li> </ul>	page	C0141 0115			TBLR	X2	* read	word; ex	pect x2 coo	rdinate
C0090 00E6 CA0		LACK 1			C0142 0116	002E		ADD	ONE 6				
C0091 00E7 206		LAC VSBLL	<ul> <li>read Vertical</li> </ul>	Start Blank	C0143 0117	7 5803		TBLR	Y2	* read	word; ex	pect y2 coo	rdinate
C0092 00E8 086		ADD VSBLH,8	l .		C0144 0118			ADD	ONE 6				
C0093 00E9 608		SACL *			C0145 0119			TBLR	COLOR	* read	word; ex	pect a colo	r value
C0094 00EA C80		LDPK >0009	<ul> <li>VSC register</li> </ul>		C0146 011A			LDPK	0				
C0095 00EB 602		SACL VINTL	<ul> <li>load Vertical</li> </ul>	Interrupt	C0147 011E			ADD	ONE				
C0096 00EC 288 C0097 00ED 682		LAC *,8,0			C0148 0110			SACL	CMDADR			table addre	:55
C0098 00EE 205		SACH VINTH LAC STATL			C0149 0110	0524		CALL	LINE	- piot	the line		
C0099 00EF 205		LAC STATE	* wait for vert	(aa) Interment	C0150 011F			RET					
C0100 00F0 D00		ANDK >0001	wait for vert	rear merrupe	C0151	CEZO		RC1					
00F1 000		7. 7. 7. 7. T. 1			C0152			POL YGON	DRAWING	CONTROL			
C0101 00F2 F68		BZ WAITD			C0153		•			•			
00F3 00E					C0154 0120	206C	POLYC	LAC	CMDADR	* get	current t	able addres	s
C0102 00F4 FB9	9 DECDLY	BANZ WAITI,*	-,1 * decrem	ent delay counter	C0155 0121			LDPK	6	_			
00F5 00E					C0156 0122	5830		TBLR	NPOINT	• read	word; ex	pect # poly	gon sides
C0103 00F6 CE2	6	RET			C0157 0123	002E		ADD	ONE 6				
C0104	•				C0158 0124			TBLR	COLOR	<ul><li>read</li></ul>	word; ex	pect a colo	r
C0105	•	CLEAR SCREEN CO	NTROL		C0159 0125			ADD	ONE 6				
C0106					C0160 0126			LAR	ARO, NPOI	NT			
C0107 00F7 206		LAC CMDADR	get current t		C0161 0127			LARP	ARO				
C0108 00F8 586 C0109 00F9 006		TBLR TMP1	" read word; ex	pect a color value	C0162 0128			BANZ	POLY1				
C0110 00FA 606		ADD ONE SACL CMDADR		hable address	C0163 0124	9 012C		В	POLYD				
COIII OOFB CAF		LACK >00FF	* save current	table address		3 0154		0	POLID				
C0112 00FC 4E6		AND TMPI			C0164	0134							
C0113 00FD FE8		CALL CLEAR	* initialize th	a VDAMe	C0165 0120	7030	POLY1	SAR	ARO, NPOI	NT			
00FE 04D		ONLE OLLAN	***************************************	c Thans	C0166 0120		. 02.11	TBLR	XA		word: ex	pect x1 val	ue
C0114 00FF CE2		RET			C0167 012E			TBLR	XB				
C0115	•				C0168 012F			ADD	ONE 6				
C0116	•	WRITE PIXEL CON	TROL		C0169 0130			TBLR	YA	* read	word; ex	pect yl val	ue
C0117	•				C0170 0131	5825		TBLR	YB				
C0118 0100 206			<ul> <li>get current t</li> </ul>	able address	C0171 0132			LDPK	0				
C0119 0101 C80		LDPK 6			C0172 0133			ADD	ONE				
C0120 0102 580		TBLR X1	<ul><li>read word; ex</li></ul>	pect x coordinate	C0173 0134			SACL	CMDADR	* save	current	table addre	55
C0121 0103 580		TBLR X2			C0174 0135			В	POLYN				
C0122 0104 002		ADD ONE6				0145	_						
C0123 0105 580 C0124 0106 580		TBLR YI	- read word; ex	pect y coordinate	C0175	7.7000	- -	640	400 NCC1	NT			
C0124 0106 580		TBLR Y2			C0176 0137		PULYL	SAR	ARO, NPO!	NI			
C0125 0107 002	-	ADD ONE6			C0177 0138	5 C800		LDPK	0				

C0282 019F 302F

C0283 01A0 5588 SPINIE LARP

ARO, SAVARO

ARO

LAR

C0229

C0230 0169 206C SPIN

LAC

CMDADR \* get current table address

GRAPHIC TMS32020 -				PC 1.0 85.157 15:17:30 12-0 PAGE 001				PC 1.0 85.157 15:17:30 12-05-85 PAGE 0012
C0284 01A1	FB90	BAN	IZ SPINI		C0332 01D6 60		SACL SAVCLR	
	0189				C0333 01D7 20	25	LAC YB	
C0285	•				C0334 01D8 11		SUB ONE6,1	
C0286 01A3	2022	LAC	: XA		C0335 01D9 60		SACL YB	* b = b - 2
C0287 01A4		SAC	L XI	* X1 = XC	C0336 01DA F1		BGZ SPINO	
C0288 01A5		SAC	L X2	* X2 = XC	01DB 01			
C0289 01A6		LAC	: YA		C0337 01DC CE	26	RET	
C0290 01A7	1025	SUE	YB		C0338	•		
C0291 01A8	6001	SAC	L YI	* Y1 = YC - B	C0339	•	FILLED ELLIPSE	SET DRAWING CONTROL
C0292 01A9	0125	ADE	YB, I		C0340			
C0293 01AA	6003	SAC	L Y2	* Y2 = YC + B	C0341 01DD 20			<ul> <li>get current table address</li> </ul>
C0294 01AB	2031	LAC	SAVCLR		C0342 01DE C8		LDPK 6	
C0295 01AC	6004	SAC		<ul> <li>load color</li> </ul>	C0343 01DF 58		TBLR XA	* read word; expect center x value
C0296 01AD	FE80	CAL	L LINE	• plot the line	C0344 01E0 00		ADD ONE 6	
	0524				C0345 01E1 58		TBLR YA	<ul> <li>read word; expect center y value</li> </ul>
C0297 01AF		LDF			C0346 01E2 00		ADD ONE 6	
C0298 01B0	FE80	CAL	L DELAYI	* wait a while	C0347 01E3 58		TBLR XB	<ul> <li>read word; expect horizontal axis</li> </ul>
	00E0				C0348 01E4 00		ADD ONE 6	
C0299 01B2		LDF			C0349 01E5 58		TBLR YB	* read word; expect vertical axis
C0300 01B3		ZAC			C0350 01E6 00		ADD ONE6	
C0301 01B4		CAL	L CLEAR	<ul> <li>clear the screen</li> </ul>	C0351 01E7 58		TBLR SAVCLR	<ul> <li>read word; expect a color</li> </ul>
	04DC				C0352 01E8 00		ADD ONE6	
C0302	•				C0353 01E9 58		TBLR DA	<ul> <li>read word; expect horizontal delt</li> </ul>
C0303 01B6		LAF		EA	C0354 01EA 00		ADD ONE 6	A
C0304 01B7		В	SP1N2E		C0355 01EB 58		TBLR DB	<ul> <li>read word; expect vertical delta</li> </ul>
	0100				C0356 01EC 00		ADD ONE6 TBLR SAVEA	# # # -E -111
C0305				•••	C0357 01ED 58			<pre>* read word; expect # of ellipses</pre>
C0306 01B9				ARO	C0358 01EE C8			
C0307 01BA		LAC			C0359 01EF 00		ADD ONE	*
C0308 01BB		SAC		<ul> <li>load center x value</li> </ul>	C0360 01F0 60		SACL CMDADR LDPK 6	* save current table address
C0309 01BC		LAC			C0361 01F1 C8 C0362		LDPK 6	
C0310 01BD		SAC		<ul> <li>load center y value</li> </ul>		22 CETEN	LAR ARO,SAV	F.A.
C0311 01BE		LAC		# 1 b	C0363 01F2 30 C0364 01F3 FF		LAR ARO,SAV B SETEIE	LA
C0312 01BF		SAC		<ul> <li>load horizontal axis value</li> </ul>	01F4 02		5 361616	
C0313 01C0		ADI			C0365	•		
C0314 01C1		SAC		* a = a + delta	C0366,01F5 70	OF SETEL	SAR ARO,SAV	ADO
C0315 01C2		LAC SAC		• load vertical axis value	C0367 01F6 20		LAC XA	ARO
C0316 01C3		LAG		- load vertical axis value	C0368 01F7 60		SACL XC	* load center x value
C0318 01C5		SAG		* load color	C0369 01F8 20		LAC YA	TOBO CONCOL X VOIGO
C0319 01C6		CAI		* draw a filled ellipse	C0370 01F9 60		SACL YC	* load center y value
	06BB	CAI	LL FELIFS	draw a fiffed effipse	C0371 01FA 20		LAC XB	rodo center y variae
C0320 01C8		LDI	эк o		C0372 01FB 60		SACL A	* load horizontal axis value
C0321 01C9		CAI		* wait a while	C0373 01FC 00		ADD DA	
	00E0	CAI	LL DECATI	wait a willie	C0374 01FD 60		SACL XB	* a = a + da
C0322 01CE		LDI	PK 6		C0375 01FE 20		LAC YB	
C0323 01CC		ZA			C0376 01FF 60		SACL B	* load vertical axis value
C0324 01CC		CAI		* clear the screen	C0377 0200 00		ADD DB	
	04DC	CA	LE GEEAN	crear the serten	C0378 0201 60		SACL YB	* b = b + db
C0325 01CF		LAI	R ARO.SAV	ARO	C0379 0202 20		LAC SAVCLR	
C0326 01D0		INZE LA			C0380 0203 60		SACL COLOR	* load a color
C0327 01D1		BA			C0381 0204 00		ADD ONE 6	
	0189	UA.			C0382 0205 60		SACL SAVCLR	* color = (color + 1) & 7
C0328					C0383 0206 13		SUB ONE 6, 3	• • • • • • • • • • • • • • • • • • • •
C0329 01D3	4031	ZA	LH SAVCLR	* swap colors : front and back			BLZ SETE2	
C0330 01D4		AD			0208 02			
C0331 01D5		SA			C0385 0209 20		LAC ONE 6	
		0,1						

23.
⋗
Graphics
Implementation
Using
the
TMS32020
and
TMS34061

IMS32020 - IMS340	JEI DEMO	NSTRATIO	N	PAGE 0	1013 IMS	32020 -	1853	4061 DEMO	NSTRATIO	N			PAGE	0014
C0386 020A 6031		SACL		or = 0 then color = 1		0 023E			SACL	хв	• a =	a+da		
	SETE2	CALL	FELIPS * draw a	ı filled ellipse		11 023F			SUB	AMAX				
020C 06BB					C04	12 0240			BGZ	WELP2	* a >	amax ?		
C0388 020D 302F		LAR	ARO, SAVARO				0246							
C0389 020E 5588	SETELE		ARO			3 0242			ADD	AMAX				
C0390 020F FB90		BANZ	SETE1			4 0243			SUB	AMIN				
0210 01F5					C04	5 0244			BGZ	WELP3	* a <	amin?		
C0391 0211 CE26		RET					0249							
C0392	•					6 0246		WELP2	LAC	DA				
C0393	•	FILLED I	ELLIPSE DEMONSTRAT	ION CONTROL		7 0247			NEG					
C0394	*					8 0248			SACL	DA	* da =	-da		
	WELPSC	LAC		rrent table address		9 0249		WELP3	LAC	YΒ				
C0396 0213 C806		LDPK	6			0 0244			SACL	8	* load	i vertical axis v	alue	
C0397 0214 5822		TBLR		ord; expect center x		1 024E			ADD	DB				
C0398 0215 002E		ADD	ONE6			2 0240			SACL	YB	• b =	b + db		
C0399 0216 5823		TBLR		ord; expect center y		3 0240			SUB	BMAX				
C0400 0217 002E		ADD	ONE 6			54 024E			BGZ	WELP4	• 0 >	bmax ?		
C0401 0218 5824		TBLR	XB * read w ONE6	ord; expect horizonta	axis		0254		400	DHAV				
C0402 0219 002E		ADD TBLR				55 0250			ADD	BMAX				
C0403 021A 5825 C0404 021B 002E			YB * read w ONE6	ord; expect vertical		56 0251 57 0252			SUB BGZ	BMIN WELP5				
C0404 0216 0026 C0405 021C 5831		ADD TBLR			C04		0257		BGZ	WELPS	- 0 (	bmin ?		
C0406 021D 002E		ADD	ONE6	ord; expect a color	C0.4	8 0254		WELP4	LAC	DB				
C0406 0216 002E		TBLR			C04	59 0255	CE 23	WELP4	NEG	UB				
C0407 021E 3833 C0408 021F 002E		ADD	ONE6	ord; expect horizonta		50 0256			SACL	DB	* db =	- db		
C0408 021F 002E		TBLR				51 0257		WELP5	LAC	XA	- 00 =	: -ab		
CO410 0221 002E		ADD	ONE6	ord; expect vertical		52 0258		WELFS	SACL	XC	• 1000	center x value		
C0411 0222 5805		TBLR		ord; expect center x		3 0259			ADD	DX	- 1000	center x varue		
CO412 0223 002E		ADD	ONE6	iord, expect tenter x		4 025A			SACL	XA	* vc -	xc + dx		
C0412 0223 002E		TBLR		ord; expect center y		55 025E			SUB	XMAXA	- XC =	XC T UX		
C0414 0225 002E		ADD	ONE6	iord, expect tenter y		6 0250			BGZ	WELP6	* ** `	xcmax ?		
C0415 0226 5832		TBLR		ord; expect # of elli			0262		OGZ	WCL F O	×C /	ACINEA 1		
C0416 0227 C800		LDPK	0	iord, expect # or erri		57 025E			ADD	XMAXA				
C0417 0228 0062		ADD	ONE			58 025F			SUB	XMINA				
C0418 0229 606C		SACL		current table address		9 0260			BGZ	WELP7	* vc (	xcmin ?		
C0419 022A C806		LDPK	6	dirent table address			0265		UUL	WCC: /	^- `	ACIII I		
C0420 022B 2037		LAC	XMAX		C04	70 0262		WELP6	LAC	DX				
C0421 022C 1024		SUB	XB			71 0263			NEG					
C0422 022D 603B		SACL		= xmax - a		72 0264			SACL	DX	* dx =	-dx		
C0423 022E 2038		LAC	XMIN			73 0265		WELP7	LAC	YA	•			
C0424 022F 0024		ADD	XB			74 0266			SACL	YC	* load	center y value		
C0425 0230 603C		SACL		= xmin + a		75 0267			ADD	DY		,		
C0426 0231 2039		LAC	YMAX	_		76 0268			SACL	YA	* yc =	yc + dy		
C0427 0232 1025		SUB	YB			77 0269			SUB	YMAXB	•	•		
C0428 0233 603D		SACL		= ymax - b		78 026A			BGZ	WELP8	* yc >	ycmax ?		
C0429 0234 203A		LAC	YMIN				0270				•	•		
CO430 0235 0025		ADD	YB		C04	79 0260			ADD	YMAXB				
CO431 0236 603E		SACL	YMINB * ycmin	= ymin + b	C04	30 0260	103E		SUB	YMINB				
C0432					C04	31 026E	F180		BGZ	WELP9	* yc <	yemin?		
C0433 0237 3032	WELP0	LAR	ARO, SAVEA				0273							
C0434 0238 FF80		В	WELP1E		C04	32 0270	2006	WELP8	LAC	DY				
0239 027C					C04	33 0271	CE23		NEG					
C0435	•					34 0272			SACL	DY	* dy =	-dy		
CO436 O23A 702F	WELPI	SAR	ARO,SAVARO		C04	35 0273	2031	WELP9	LAC	SAVCLR-				
CO437 O23B 2024		LAC	XB			36 0274			SACL	COLOR	* load	d a color		
CO438 023C 6012		SACL	A load h	norizontal axis value		37 0275			ADD	ONE6				
C0439 023D 0035		ADD	DA		C04	38 0276	D004		ANDK	>0007				

RAPHIC 3 MS32020 - TM			SSEMBLER PC 1.3 85.157	15:17:30 12-05-85 PAGE 0015	GRAPHIC TMS32020 -					PC 1.0 85.157	15:17:30 12 PAGE 0
0277 00	107				D0002						
0489 0278 60	131	SACL	SAVCLR * color = (color		D0003 0280	CE26	DEMO0	RET			
0490 0279 FE		CALL	FELIPS * draw a filled	ellipse	D0004		•				
027A 06					D0005		•	LINE	PRAWING DE	MONSTRATION #1	
0491 027B 30		LAR	ARO,SAVARO		D0006		05404				
0492 027C 55		LARP BANZ	ARO		D0007 0281 D0008 0282		DEMOI	LDPK LACK	6 240		
0493 0270 FB 027E 02		DANZ	WELP1		D0009 0283			SACL	XA	* x1 = 240	
0494 027F CE		RET			D0010 0284			LACK	100	A1 - 240	
0495					00011 0285			SACL	YA	y2 = 100	
0004		COPY	LDEMOS.ASM		D0012 0286	CA00		ZAC		•	
					D0013 0287	6024		SACL	XB	* ×2 = 0	
					D0014 0288			SACL	YB	y2 = 0	
					D0015 0289			LACK	1		
					D0016 028A	6031	_	SACL	SAVCLR	* color = i	
					D0017	COFF	-	LADV	ADO 220		
					D0018 028B D0019 028C		DILI	LARK SAR	ARO,238 ARO,SAV	A DA	
					D0019 028C		DILI	LAC	XA	nnu	
					D0021 028E			SACL	Χì	* load x1 coo	rdinate value
					D0022 028F			ADD	ONE 6		
					D0023 0290	6022		SACL	XA	* x1 = x1 + 1	
					D0024 0291			LAC	XB		
					D0025 0292			SACL	X2	* load x2 coo	rdinate value
					D0026 0293			ADD	THREE6		
					00027 0294			SACL	XB	* x2 = x2 + 3	
					D0028 0295 D0029 0296			LAC SACL	YA Y1	• load ut ooo	rdinate value
					D0029 0290 D0030 0297			LAC	YB	- load yl coo	rumate value
					D0031 0298			SACL	Y2	* load v2 coo	rdinate value
					D0032 0299			LAC	SAVCLR	.000 /2 000	andre varie
					D0033 029A			SACL	COLOR	* load a colo	r
					D0034 029B	002E		ADD	ONE 6		
					D0035 029C	6031		SACL	SAVCLR	* color = (co	lor + 1) & 7
					D0036 029D			SUB	ONE6,3		
					D0037 029E			BLZ	DILIA		
						02A2			01156		
					D0038 02A0			LAC	ONE6		0 441 1
					D0039 02A1 D0040 02A2		DILLA	SACL CALL	SAVCLR LINE	* plot the li	0 then color = 1
						0524	DILIA	CALL	CINC	proc the fr	ne .
					D0041 02A4			LAR	ARO,SAV	ARO	
					D0042 02A5			LARP	ARO		
					D0043 02A6	FB90		BANZ	DILI		
						028C					
					D0044		•	_			
					D0045 02A8			LARK	AR0,98	•==	
					D0046 02A9		UILZ	SAR	ARO,SAV	AKU	
					D0047 02AA D0048 02AB			LAC SACL	XA X1	# load vl see	ordinate value
					D0049 02AC			LAC	XB	IOMU XI COO	numate varue
					D0050 02AD			SACL	X2	* load x2 coo	rdinate value
					D0051 02AE			LAC	YA	, odd x2 000	
					D0052 02AF			SACL	Ϋ́I	* load yl coo	rdinate value
					00053 0280			ADD	ONE6		
					D0054 02B1			SACL	YA	* $y1 = y1 + 1$	
					D0055 02B2			LAC	YB		

GRAPHIC TM532020 -	32020 TMS340	FAMILY 061 DEMO	MACRO A NSTRATIO	ASSEMBLER ON	PC 1.0 85.157	15:17:30 12-05-85 PAGE 0017	GRAPHIC THS32020	3202 - TMS34	20 FAMILY 4061 DEM	MACRO INSTRAT	ASSEMBLER ION	PC 1.0 85.157	15:17:30 12-05-85 PAGE 0018
D0056 0283			SACL	Y2	* load y2 coord	linate value	D0107 02E	A 2025		LAC	YB		
D0057 02B4			ADD	THREE6			D0108 02E			SACL	Y2	* load y2 coor	dinate value
D0058 0285			SACL	YB	y2 = y2 + 3		D0109 02E			SUB	THREE6		
D0059 02B6			LAC	SAVCLR			D0110 02E			SACL	YB	* y2 = y2 - 3	
D0060 0287			SACL	COLOR	<ul> <li>load a color</li> </ul>		D0111 02E			LAC	SAVCLR		
D0061 02B8			SUB	ONE6	* color = (coid	or - 1) & 7	D0112 02E			SACL	COLOR	* load a color	
D0062 0289			BGZ	D1L2A			D0113 02F			SUB	ONE6	* color = (col	or - 1) & 7
02BA 00063 02BB				_			D0114 02F			BGZ	D1L4A		
D0064 02BC		D11 24	LACK	7		**1 7		2 02F4			_		
D0065 02BD		UILZA	SACL CALL	SAVCLR LINE	* plot the line	then color = 7	D0115 02F D0116 02F	3 CAU/	011.44	LACK	7		
02BE			CALL	LINE	- plot the line	•	D0117 02F		DILAA	SACL	SAVCLR		then color = 7
D0066 02BF			LAR	ARO, SAVA	PΛ			6 0524		CALL	LINE	* plot the lin	e
D0067 02C0			LARP	ARO	NO.		D0118 02F			LAR	ARO, SAV	400	
D0068 02C1			BANZ	DIL2			D0119 02F			LARP	ARO, SAV	ARU	
02C2							D0120 02F			BANZ	DIL4		
D0069		•						A 02E1		Unit	0.04		
D0070 02C3	COEE		LARK	AR0.238			00121 02F			RET			
D0071 02C4	702F	DIL3	SAR	ARO, SAVA	R0		D0122		•				
D0072 02C5			LAC	XA			D0123		•	LINE E	RAWING DE	MONSTRATION #2	
D0073 02C6			SACL	XI	* load xi coord	finate value	00124						
D0074 02C7			SUB	ONE6			D0125 02F	C C806	DEMO2	LDPK	6		
D0075 02C8			SACL	XA	" x1 = x1 - 1		D0126 02F	D CAOB		ZAC			
D0076 02C9			LAC	XB			D0127 02F			SACL	XA	$* \times 1 = 0$	
D0077 02CA			SACL	X2	* load x2 coord	iinate value	D0128 02F			SACL	YA	* y1 = 0	
D0078 02CB			SUB	THREE6			D0129 030			LAC	XMAX		
D0079 02CC			SACL	XB	* x2 = x2 - 3		D0130 030			ADD	ONE 6		
D0080 02CD			LAC	YA			D0131 030			SACL	XB	* x2 = xmax +	1
D0081 02CE D0082 02CF			SACL LAC	YI	* load yl coord	inate value	D0132 030	3 2039		LAC	YMAX		
D0083 02D0			SACL	YB Y2		444l	D0133 030	4 002E		ADD	ONE6		
D0084 02D1			LAC	SAVCLR	* load y2 coord	inate value	D0134 030			SACL	YB	* y2 = ymax +	1
D0085 02D2			SACL	COLOR	* load a color		D0135 030 D0136 030			LAC	ONE 6		
D0086 02D3			ADD	ONE6	- load a color		D0136 030	0031		SACL	SAVCLR	color = 1	
D0087 02D4			SACL	SAVCLR	* color = (colo	nr + 11 # 7	D0138 030	B C04E	-	LARK	AR0,79		
D0088 0205			SUB	ONE6,3	20.01 - (2010	, , , , ,	D0139 030		D2L 1	SAR	ARO, SAV	AD0	
D0089 02D6			BLZ	DILJA			D0140 030		DZLI	LAC	XA XA	ARU	
0207	02DA						D0141 030			SACL	ΧÏ	* load x1 coor	dinate value
D0090 02D8	202E		LAC	ONE6			D0142 030			ADD	NINE6	1000 AT COOT	arriace variae
D0091 02D9	6031		SACL	SAVCLR	" if color = 0	then color = 1	D0143 030			SACL	XA	x1 = x1 + 9	
D0092 02DA		D1L3A	CALL	LINE	* plot the line	•	D0144 030	E 2024		LAC	XB		
02DB							D0145 030			SACL	X2	* load x2 coor	dinate value
D0093 02DC			LAR	ARO,SAVA	R0		D0146 031	0 1045		SUB	NINE6		
D0094 02DD			LARP	ARO			D0147 031	1 6024		SACL	XВ	* x2 = x2 - 9	
D0095 02DE			BANZ	D1L3			00148 031	2 2023		LAC	YA		
	02C4	_					D0149 031			SACL	YI	* load yl coor	dinate value
D0096	0000	-		100.00			D0150 031			LAC	YB		
D0097 02E0 D0098 02E1		D11 4	LARK	AR0,98	50		00151 031			SACL	Y2	* load y2 coor	dinate value
D0099 02E2		DIL4	SAR LAC	ARO, SAVA	KU		00152 031			LAC	SAVCLR		
D0100 02E3			SACL	XA	# land1	dlaaka\	D0153 031			SACL	COLOR	* load a color	
D0100 02E3			LAC	X1 XB	* load x1 coord	inate value	D0154 031	8 002E		ADD	ONE6		
D0102 02E5			SACL	X2	# load v2 c	danta valva	D0155 031			SACL	SAVCLR	* color = (col	or + 1) & 7
D0102 02E6			LAC	YA	* load x2 coord	inace value	D0156 031 D0157 031			SUB BLZ	ONE6,3		
			SACL	Ϋ́î	* load yl coord	finate value		C 031F		OLZ	D2L1A		
D0104 02E7													
D0104 02E7 D0105 02E8			SUB	ONE6	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	amate varue	D0158 031			LAC	ONE 6		

GRAPHIC 3202 TMS32020 - TMS34			SSEMBLER P	C 1.0	85.157		12-05-85 GE 0019	GRAPHIC TMS3202			0 FAMILY 061 DEMON		SSEMBLER N	PC I	1.0	95.157	15:17:30 PA	12-0 GE 002	
D0160 031F FE80 0320 0524	D2L1A	CALL	LINE .	plot	the line			D0211 (				SACL ADD	X2 THREE6,2	• 10	oad :	x2 coord	inate valu	e	
D0161 0321 302F		LAR	ARO, SAVARO					00213				SACL	XB	* x2	2 = 3	×2 + 12			
D0162 0322 5588		LARP	ARO					D0214				LAC	YA	^•					
D0163 0323 FB90		BANZ	D2L1					D0215 (				SACL	Y1 .	* 10	oad '	v1 coord	inate valu	e	
0324 0309								D0216 (	358	0044		ADD	FIVE6						
D0164	•							D0217 (	359	6023		SACL	YA	* y1	1 = 1	y1 + 5			
D0165 0325 C03B		LARK	AR0,59					00218	35A :	2025		LAC	YB						
D0166 0326 702F	D2L2	SAR	ARO, SAVARO					D0219 (				SACL	Y2	* 10	oad :	y2 coord	inate valu	e	
00167 0327 2022			XA					D0220 (				LAC	SAVCLR						
D0168 0328 6000				load	xi coordi	nate value	•	00221				SACL	COLOR	* 10	oad a	e color			
00169 0329 2024			XB					D0222 (				ADD	ONE 6						
D0170 032A 6002				load	x2 coordi	nate value	•	00223				SACL	SAVCLR	* cc	olor	= (colo	r + 1) & 7		
D0171 032B 2023		LAC	YA					D0224 (				SUB	ONE6,3						
D0172 032C 6001		SACL		load	yl coordi	nate value	•	D0225				BLZ	D3L1A						
D0173 0320 0044		ADD SACL	FIVE6					D0226	0362			LAC	ONE6						
D0174 032E 6023 D0175 032F 2025		LAC	YB -	yı =	yl + 5			D0227 (				SACL				1	then color		
D0176 0330 6003		SACL		load	v2 coordi	nate value		00227				CALL	LINE			the line	then color	= 1	
D0177 0331 1044		SUB	FIVE6	10au	y2 C001 G1	nace value	-		0366		DJCIA	CALL	LINE	P	100	che i ine			
00178 0332 6025		SACL		v2 =	y2 - 5			D0229				LAR	ARO, SAVA	Rn					
D0179 0333 2031		LAC	SAVCLR	,	,. ,			D0230 (				LARP	ARO						
D0180 0334 6004		SACL		load	a color			00231				BANZ	D3L1						
D0181 0335 002E		ADD	ONE6						36A										
D0182 0336 6031		SACL		color	= (color	+ 1) & 7		D0232			•								
D0183 0337 132E		SUB	ONE6,3					D0233 (	36B	COID		LARK	AR0,29						
D0184 0338 F380		BLZ	D2L2A					D0234 (	36C	702F	D3L2	SAR	ARO, SAVAR	R0					
0339 033C								D0235 (				LAC	XA						
D0185 033A 202E		LAC	ONE6					D0236 (				SACL	Хl	* 10	oad :	x1 coord	inate valu	e	
D0186 033B 6031		SACL				hen color	= 1	D0237 (				LAC	XB						
D0187 033C FE80	D2L2A	CALL	LINE .	plot	the line			D0238 (				SACL	X2		oad :	k2 coord	inate valu	e	
033D 0524								D0239 (				SUB	THREE6,2						
D0188 033E 302F		LAR	ARO, SAVARO					D0240 (				SACL	XB	* ×2	2 = :	k2 - 12			
D0189 033F, 5588		LARP BANZ	ARO					D0241 (				LAC	YA					_	
00190 0340 FB90 0341 0326		BANZ	D2L2					D0242 (				SACL ADD	Y1 FIVE6	- 10	oad :	yı coora	inate valu	e	
D0191 0342 CE26		RET						D0244				SACL	YA	*	1 - 1	y1 + 5			
D0192		NC I						D0245				LAC	YB	у.		yı + 3			
D0193		LINE DRA	AWING DEMON	STRATI	ON #3			D0246				SACL	Y2	* 10	ad '	v2 coord	inate valu	•	
D0194				•	O.1 #5			D0247				LAC	SAVCLR			, 2 000. 0		~	
D0195 0343 C806	DEMO3	LOPK	6					D0248				SACL	COLOR	* 10	oad a	color			
D0196 0344 D001		LALK	360					D0249				SUB	ONE 6				r - 1) & 7		
0345 0168								D0250	37C	F180		BGZ -	D3L2A						
D0197 0346 6022		SACL	XA *	×1 =	360				037D	037F									
D0198 0347 6024		SACL	XB •	×2 =	360			00251				LACK	7						
D0199 0348 CA00		ZAC						D0252 (				SACL	SAVCLR				then color	= 7	
D0200 0349 6023		SACL		y! =	0			D0253				CALL	LINE	* pi	lot	the line			
D0201 034A CA96		LACK	150	_					0381										
D0202 034B 6025		SACL		y2 =	150			D0254 (				LAR	ARO, SAVA	ĸΰ					
D0203 034C CA01		LACK	I SAVOLD .	1				D0255				LARP	ARO						
D0204 034D 6031 D0205		SACL	SAVCLR *	color	= 1			D0256	)384 )385			BANZ	D3L2						
D0206 034E C01D		LARK	AR0,29					D0257	1303	0300									
D0207 034F 702F	D3I 1	SAR	ARO, SAVARO					D0258 (	386	COLD		LARK	AR0,29						
00208 0350 2022	5561	LAC	XA					D0259				SAR	ARO, SAVA	RO					
D0209 0351 6000		SACL		load	xi coordi	nate value	•	D0260				LAC	XA	-					
D0210 0352 2024		LAC	XB				-	D0261				SACL	XI	* 10	oad :	xl coord	inate valu	e	

D0262 038A 2024		LAC	XB	D0313 03BF C806 DEMO4	LDPK	6
D0263 038B 6002		SACL	X2 * load x2 coordinate value	D0314 03C0 CA00	ZAC	
D0264 038C 1243		SUB	THREE6,2	D0315 03C1 6022	SACL	XA * x1 = 0
D0265 038D 6024		SACL	XB * x2 = x2 - 12	D0316 03C2 6024	SACL	XB * x2 = 0
D0266 038E 2023		LAC	YA	D0317 03C3 6025	SACL	YB * y2 = 0
D0267 038F 6001		SACL	Y! * load yl coordinate value	D0318 03C4 CA96	LACK	150
D0268 0390 1044		SUB	FIVE6	D0319 03C5 6023	SACL	YA * y1 = 150
D0269 0391 6023		SACL	YA * y1 = y1 - 5	D0320 03C6 CA01	LACK	1
D0270 0392 2025		LAC	YB	D0321 03C7 6031	SACL	SAVCLR * color = 1
D0271 0393 6003		SACL	Y2 * load y2 coordinate value	D0322 03C8 C01E	LARK	AR0,30
D0272 0394 2031		LAC	SAVCLR	D0323 03C9 702F D4L1	SAR	ARO,SAVARO
D0273 0395 6004		SACL	COLOR * load a color	D0324 03CA 2022	LAC	XA
D0274 0396 002E		ADD	ONE 6	D0325 03CB 6000	SACL	XI * load x1 coordinate value
D0275 0397 6031		SACL	SAVCLR * color = (color + 1) & 7	D0326 03CC 2024	LAC	XB
D0276 0398 132E		SUB	ONE6,3	D0327 03CD 6002	SACL	X2 * load x2 coordinate value
D0277 0399 F380		BLZ	D3L3A	D0328 03CE 0243	ADD	THREE6,2
039A 039D				D0329 03CF 6024	SACL	XB * $x2 = x2 + 12$
D0278 039B 202E		LAC	ONE 6	D0330 03D0 2023	LAC	YA
D0279 039C 6031		SACL	SAVCLR * if colot = 0 then color = 1	D0331 03D1 6001	SACL	Yl * load yl coordinate value
	D3L3A	CALL	LINE * plot the line	D0332 03D2 1044	SUB	FIVE6
039E 0524				D0333 03D3 6023	SACL	YA * yl = yl - 5
00281 039F 302F		LAR	ARO,SAVARO	D0334 03D4 2025	LAC	YB
D0282 03A0 5588		LARP	AR0	D0335 03D5 6003	SACL	Y2 • load y2 coordinate value
D0283 03A1 FB90		BANZ	D3L3	D0336 03D6 2031	LAC	SAVCLR
03A2 0387				D0337 03D7 6004	SACL	COLOR * load a color
D0284	•			D0338 03D8 002E	ADD	ONE 6
D0285 03A3 C01D		LARK	ARO,29	D0339 03D9 6031	SACL	SAVCLR * color = (color + 1) & 7
D0286 03A4 702F	D3L4	SAR	ARO,SAVARO	D0340 03DA 132E	SUB	ONE6,3
D0287 03A5 2022		LAC	XA	D0341 03DB F380	BLZ	D4L1A
D0288 03A6 6000		SACL	XI * load x1 coordinate value	03DC 03DF		
D0289 03A7 2024		LAC	XB	D0342 03DD 202E	LAC	ONE6
D0290 03A8 6002		SACL	X2 * load x2 coordinate value	D0343 03DE 6031	SACL	SAVCLR * if color = 0 then color = 1
D0291 03A9 0243		ADD	THREE6,2	D0344 03DF FE80 D4L1A	CALL	LINE * plot the line
D0292 03AA 6024		SACL	XB * $x2 = x2 + 12$	03E0 0524		
D0293 03AB 2023		LAC	YA	D0345 03E1 302F	LAR	ARO, SAVARO
D0294 03AC 6001		SACL	Yi * load yl coordinate value	D0346 03E2 5588	LARP	ARO
D0295 03AD 1044		SUB	FIVE6	D0347 03E3 FB90	BANZ	D4L1
D0296 03AE 6023		SACL	YA  * y1 = y1 - 5	03E4 03C9		
D0297 03AF 2025		LAC	YB	D0348 *		
D0298 0380 6003 D0299 0381 2031		SACL	Y2 * load y2 coordinate value	D0349 03E5 2037	LAC	XMAX
D0300 03B2 6004		LAC SACL	SAVCLR	D0350 03E6 6022	SACL	XA * x1 = xmax
D0300 0382 6004 D0301 0383 102E			COLOR * load a color	D0351 03E7 D001	LALK	359
D0302 0384 F180		SUB BGZ	ONE6 * color = (color - 1) & 7	03E8 0167	C 4 C1	VO * 0 250
03B5 03B7		BGZ	D3L4A	D0352 03E9 6024	SACL	XB * x2 = 359
D0303 03B6 CA07		LACK	7	D0353 03EA CA00	ZAC	V4
D0304 03B7 6031	D31.44	SACL		D0354 03EB 6023	SACL	YA * y1 = 0
00305 03B8 FE80	U3L4A	CALL	SAVCLR * if color = 0 then color = 7 LINE * plot the line	D0355 03EC 6025	SACL LARK	YB • y2 = 0 ARO.30
03B9 0524		CALL	the procede the	D0356 03ED C01E D0357 03EE 702F D4L2	SAR	
D0306 03BA 302F		LAR	ARO,SAVARO		LAC	ARO, SAVARO
00307 03BB 5588		LARP	ARO	D0358 03EF 2022 D0359 03F0 6000	SACL	XA X1 * load x1 coordinate value
00308 03BC FB90		BANZ	D3L4	00360 03F1 2024	LAC	XB - load XI coordinate value
03BD 03A4		JANE	0364	D0360 03F1 2024 D0361 03F2 6002	SACL	X2 * load x2 coordinate value
00309 03BE CE26		RET		D0361 03F2 6002 D0362 03F3 0243	ADD	THREE6,2
00310				D0362 03F3 0243	SACL	XB  * x2 = x2 + 12
D0311		LINE DE	RAWING DEMONSTRATION #4	D0364 03F5 2023	LAC	AB - X2 = X2 + 12 YA
00311			The second that for #4	D0365 03F6 6001	SACL	Yl * load yl coordinate value
				22200 05. 0 000.	UNUL	road yr coordinate value

GRAPHIC TM532020 -					PC 1.0 85.157	15:17:30 1 PAGE		GRAPHIC TMS3202			FAMILY 061 DEMOR		ASSEMBLER ON	PC 1.0	85.157	15:17:30 12-05-85 PAGE 0024
D0366 03F7	0044		ADD I	FIVE6				D0417 0	42E D	001		LALK	360			
D0367 03F8					* $y1 = y1 + 5$			0	42F 0	168						
D0368 03F9				YB	,. ,			00418 0	430 6	024		SACL	XB	* x2 =	360	
D0369 03FA	6003		SACL	Y2	* load y2 coor	rdinate value		D0419 0				LAC	YMAX			
D0370 03FB				SAVCLR				D0420 0				SACL	YA	* y! =		
D0371 03FC				COLOR	<ul> <li>load a color</li> </ul>			D0421 0				SACL	YB.	* y2 =	ymax	
D0372 03FD				ONE6	* color = (col	lor - 1) & 7		00422 0				LARK	AR0,30			
D0373 03FE			BGZ I	D4L2A				D0423 0				SAR	ARO,SAVA	R0		
	0401		LACK	-				D0424 0 D0425 0				LAC	XA	* 1		
D0374 0400 D0375 0401		0.41.24		7 SAVCLR	• 16 aalaa - 0	then color =	7	D0425 0				SACL LAC	X1 XB	load	xi coora	inate value
D0375 0401		U4LZA			* plot the lin		,	D0427 0				SACL	X2	* load	v2 coord	inate value
	0524		CALL	LINE	- proc the rir	ie		D0428 0				SUB	THREE6.2		X2 C001 U	mate value
D0377 0404			LAR	ARO,SAVAR	20			D0429 0				SACL	XB		×2 - 12	
D0378 0405				ARO				00430 0				LAC	YA	~L	~	
D0379 0406				D4L2				D0431 0				SACL	Y1	* load	vl coord	inate value
	03EE							D0432 0				SUB	FIVE6		,	
00380		•						D0433 0	43F 6	023		SACL	YA	* y1 =	yl - 5	
D0381 0408	2039		LAC '	YMAX				D0434 0	440 2	025		LAC	YB		-	
D0382 0409	6025		SACL '	YB	y2 = ymax			D0435 0				SACL	Y2	* load	y2 coord	inate value
D0383 040A	CA95		LACK	149				00436 0				LAC	SAVCLR			
D0384 040B			SACL	YA	yl = 149			D0437 0				SACL	COLOR		a color	
D0385 040C				XMAX				00438 0				SUB	ONE6	<ul><li>color</li></ul>	. = (colo	1) & 7
D0386 040D				XA	* xl = xmax			D0439 0				BGZ	D4L4A			
D0387 040E					* x2 = xmax				446 0				_			
D0388 040F				AR0,30				D0440 0				LACK	7			
00389 0410		U4L3		ARO,SAVAR	KO .			D0441 0 D0442 0				SACL	SAVCLR LINE			then color = 7
D0390 0411				XA					44A 0			CALL	LINE	- prot	the line	
D0391 0412 D0392 0413				X1 XB	* load x1 coor	romate value		D0443 0				LAR	ARO,SAVA	Pn		
D0393 0414					• load x2 coor	edinate value		D0444 0				LARP	ARO	ino		
D0394 0415				THREE6,2	1080 XZ C001	difface value		D0445 0				BANZ	D4L4			
D0395 0416					* x2 = x2 - 12	,			44E 0							
D0396 0417				YA		-		D0446 0				RET				
D0397 0418	6001		SACL	Υl	* load yl coor	rdinate value		D0447			*					
D0398 0419	0044		ADD F	FIVE6				D0448			*	LINE DE	RAWING DEM	ONSTRATI	ON #5	
D0399 041A	6023		SACL	YA	* $yl = yl + 5$			D0449			•					
D0400 041B				YB				D0450 0				LDPK	6			
D0401 041C					<ul> <li>load y2 coor</li> </ul>	rdinate value		D0451 0				ZAC				
D0402 041D				SAVCLR				00452 0				SACL	XA	* x1 =		
D0403 041E					<ul> <li>load a color</li> </ul>	r		D0453 0				SACL	YA	* y1 =	0	
D0404 041F				ONE6				D0454 0				LALK	360			
D0405 0420					color = (col	ior + 1) & /			455 0			CACI	VO.		360	
D0406 0421 D0407 0422				ONE6,3 D4L3A				D0455 0 D0456 0				SACL LACK	XB 150	* ×2 =	360	
	0426		BLZ I	U4L3A				D0457 0				SACL	YB	* y2 =	150	
D0408 0424			LAC (	ONE6				D0458 0				LACK	1	y2 -	130	
D0409 0425					* if color = (	then color =	1	D0459 0				SACL	SAVCLR	* color	- 1	
00410 0426		D4L3A			* plot the lin		•	D0460			•	J. 10L	57,702,1	20.01	•	
	0524				,	-		D0461 0	45B C	01D		LARK	AR0,29			
D0411 0428			LAR /	ARO, SAVAR	80			D0462 0				SAR	ARO, SAVA	R0		
D0412 0429	5588			AP0				D0463 0				LAC	XA			
D0413 042A			BANZ (	D4L3				D0464 0				SACL	X1		x1 coord	nate value
	0410							D0465 0				ADD	THREE6,2			
D0414		•						D0466 0				SACL	XA	* x1 =	x1 + 12	
D0415 042C			ZAC					D0467 0				LAC	XB		_	
D0416 042D	6022		SACL )	XA	* ×1 = 0			D0468 0	462 6	002		SACL	X2	" load	x2 coord	inate value

GRAPHIC FMS32020	7 3202 - TMS34	0 FAMILY	MACRO A	ASSEMBLER PC 1.0 85.157 DN	15:17:30 12-05-85 PAGE 0025	GRAPHIC TMS32020 -	3202 TMS34	O FAMILY OGI DEMO	MACRO NSTRATI	ASSEMBLER ON	PC 1.0	85.157	15:17:30 12-05 PAGE 0026
00469 04	53 0243		ADD	THREE6,2		D0520							
00470 04	6024		SACL	XB * x2 = x2 + 12		D0521 049B	C010		LARK	AR0,29			
00471 04	55 2023		LAC	YA		D0522 049C		D5L3	SAR	ARO, SAVA	PΛ		
00472 040	66 6001		SACL	Yl * load yl coordin	nate value	D0523 049D		DJLJ	LAC	XA	NO.		
00473 040	7 0044		ADD	FIVE6		D0524 049E			SACL	XI	* load	vi coore	dinate value
00474 046	8 6023		SACL	YA * y1 = y1 + 5		D0525 049F			SUB	THREE6,2	1080	X1 C00/C	inace value
0475 046	9 2025		LAC	YB		D0526 04A0			SACL	XA		×1 - 12	
0476 046	A 6003		SACL	Y2 * load y2 coordin	ate value	D0527 04A1			LAC	хB	X1 -	XI - 12	
0477 046	B 1044		SUB	FIVE6		D0528 04A2			SACL	X2	* load	v2 coor(	dinate value
0478 046	C 6025		SACL	YB * y2 = y2 - 5		D0529 04A3			SUB	THREE6,2	.000	XL 000.0	mace varioe
0479 046	D 2031		LAC	SAVCLR		D0530 04A4			SACL	XB	* ~2 -	×2 - 12	
0480 040	E 6004		SACL	COLOR * load a color		D0531 04A5			LAC	YA	^2 -	^2 12	
0481 046	F 002E		ADD	ONE 6		D0532 04A6			SACL	Υï	* load	vi coore	dinate value
0482 04	70 6031		SACL	SAVCLR * color = (color	+ 1) & 7	D0533 04A7			SUB	FIVE6	1000	y1 coor c	inace varue
0483 04	71 132E		SUB	ONE6.3		D0534 04A8			SACL	YA	* y1 =	v1 - 5	
0484 04	72 F380		BLZ	D5L1A		D0535 04A9			LAC	YB	,	<b>y</b> . 3	
	3 0476					D0536 04AA			SACL	Y2	* load	v2 coore	dinate value
0485 04	4 202E		LAC	ONE6		D0537 04AB			ADD	FIVE6	1000	, E COO! C	Tillace value
0486 04	75 6031		SACL	SAVCLR * if color = 0 th	nen color = 1	D0538 04AC			SACL	YB	* y2 =	v2 - 5	
0487 04	76 FE80	D5L1A	CALL	LINE * plot the line		D0539 04AD			LAC	SAVCLR	,, -	,,,	
04	77 0524			•		D0540 04AE			SACL	COLOR	heof *	a color	
0488 04	78 302F		LAR	ARO, SAVARO		D0541 04AF			ADD	ONE6		u co.o.	
0489 04	79 5588		LARP	ARO		D0542 04B0			SACL	SAVCLR	* color	- (cole	or + 1) & 7
0490 04	7A FB90		BANZ	D5L1		D0543 04B1			SUB	ONE6.3	00.00	- (0010	, , , , , ,
04	7B 045C					D0544 04B2			BLZ	D5L3A			
0491		•					04B6		ULL	DDEJA			
0492 04	C COID		LARK	AR0.29		00545 04B4			LAC	ONE6			
0493 047	D 702F	D5L2	SAR	ARO, SAVARO		D0546 04B5			SACL		* if co	olor - 0	then color = 1
0494 04	E 2022		LAC	XA		00547 0486		D51 34		LINE		the line	
0495 047	F 6000		SACL	X1 * load x1 coordin	nate value	0487		DJEJA	Once	CINC	Pioc	che i ine	•
0496 048	0243		ADD	THREE6,2		D0548 0488			LAR	ARO,SAVA	Pn .		
0497 048	31 6022		SACL	XA + x1 = x1 + 12		D0549 04B9			LARP	AR0			
0498 048			LAC	XB		D0550 04BA			BANZ	D5L3			
0499 048	33 6002		SACL	X2 * load x2 coordin	ate value		049C		Unit	0363			
0500 048			SUB	THREE6,2		00551	0470						
0501 048			SACL	XB * x2 = x2 - 12		D0552 04BC	COID		LARK	AR0,29			
0502 048			LAC	YA		D0553 04BD		D51.4	SAR	ARO, SAVA	DΛ		
0503 048			SACL	Yl * load yl coordin	ate value	D0554 04BE		DJL4	LAC	XA	NU		
0504 048	8 0044		ADD	FIVE6		D0555 04BF			SACL	Χì	* load	vi coore	dinate value
0505 048			SACL	YA		D0556 04C0			SUB	THREE6,2		A1 C001C	amacc varie
0506 048			LAC	YB		D0557 04C1			SACL	XA	* v1 -	×1 - 12	
0507 048			SACL	Y2 * load y2 coordin	ate value	D0558 04C2			LAC	XB	×1 =	^1 12	
0508 048			ADD	FIVE6		D0559 04C3			SACL	X2	* load	v2 coor	dinate value
0509 048			SACL	YB * y2 = y2 + 5		00560 04C4			ADD	THREE6,2	ioau	~F C001 C	amace value
0510 048			LAC	SAVCLR		D0561 04C5			SACL	XB	* v2 -	×2 + 12	
0511 048			SACL	COLOR * load a color		D0562 04C6			LAC	YA	^_ =	~ ' 12	
0512 049			SUB	ONE6 * color = (color	~ 1) & 7	D0563 04C7			SACL	YI	* load	v1 coord	dinate value
0513 049	1 F180		BGZ	D5L2A	., - ,	D0564 04C8			SUB	FIVE6	,080	, . coor c	inace value
	2 0494					D0565 04C9			SACL	YA	* v1 =	v1 - 5	
0514 049			LACK	7		D0566 04CA			LAC	YB	y: =	y J	
0515 049		D5L2A		SAVCLR * if color = 0 th	en color = 7	D0567 04CB			SACL	Y2	* 100-	v2 ooc=-	dinate value
0516 049			CALL	LINE * plot the line	20101 - 7	D0568 04CC			SUB	FIVE6	1080	yz coord	inace value
	6 0524		JALL	zz proc the fille		D0569 04CD			SACL	YB	* y2 =		
0517 049	7 302F		LAR	ARO,SAVARO		D0569 04CD					. yz =	y2 - 5	
0518 049			LARP	ARO					LAC	SAVCLR		1	
			BANZ			D0571 04CF	<b>6004</b>		SACL	COLOR		a color	
0519 049				D5L2		D0572 04D0	1025		SUB	ONE 6	1		or - 1) & 7

RAPHIC MS32020 - T					C 1.0 85.157	15:17:30 PAGE	0027	GRAPHI TMS320		061 DEMO		ASSEMBLER ON			15:17:30 12-05- PAGE 0028
04D2 0	4D4							E0002		•					
0574 04D3 C			ACK	7				E0003		******	******		******	********	**************
0575 04 <b>D</b> 4 6			SACL			then color =	7	E0004		* ROUTI	NE: CL	EAR			
0576 04D5 F		C	CALL	LINE *	plot the lin	e		E0005		•					
04D6 0								E0006							y color to be used
0577 04D7 3				ARO, SAVARO				E0007							st significant byt
0578 04D8 5			ARP	AR0				E0008		of tr	ne accum	ulator.	the foll	owing app	proach is taken:
0579 04D9 F		е	BANZ	D5L4				E0009							
04DA 0		_						E0010 E0011		* saved		ent contro	or regis	ter conte	ents are read and
0580 04DB C	E26		RET COPY	CLEAD ACH				E0012		* 20 VEL	٠.				
0005		·	JUPT	CLEAR.ASM				E0012		* 2 (	ontrol	Penister :	2 is mod	ified to	allow eight pixels
								E0014							s through the X-Y
								E0015		* regis					o on ought one A 1
								E0016							
								E0017		* 3. 1	The last	row of th	he displ	ay memory	(off screen) is
								E0018							Each write access
								E0019							ay memory
								E0020		* corre	sponds	to two li	nes of C	RT data.	•
								E0021		•					
								E0022							is read to determi
								E0023							update the Vertica
								E0024					generat	e a vertí	cal interrupt at t
								E0025		<ul><li>next</li></ul>	vertica	l sync.			
								E0026		•					
								E0027						ad and te	sted until the
								E0028		verti	cal int	errupt oc	curs.		
								E0029 E0030						1	disabled.
								E0031		. 6. 5	ocreen r	erresn and	a the ai	spray are	e disabled.
								E0032		* 7 1	The VPAM	chift re	nictore	are loade	d from the last ro
								E0033			RAM memo		giscers	are roade	d from the rast it
								E0033		* 0	CATT IIICIIIO	. , .			
								E0035		* 8. 1	he rows	in VRAM	memory c	orrespond	ing to the active
								E0036							in the VRAM shift
								E0037		* regis					
								E0038							
								E0039		* 9. 9	Screen r	efresh and	d the di	splay are	re-enabled for
								E0040		* norma	al opera	tion.			
								E0041		******	******	********	******		*************
								E0042		*					
								E0043		CLEAR	EQU	\$	_		
								E0044			SST	STS0			data page pointer
								E0045			LDPK	>0009		register	
								E0046			LARK	AR2,FILI	LU	- intern	nal mem on DP=0
								E0047			LARP	AR2		fill/cle	1
								E0048 E0049			SACL LAC				ear color Register 1
								E0050			SACL	CTLRIL *+	- save	CONCIOI	negister i
								E0051			LAC	CTLRIH			
								E0051			SACL	*+			
								E0052			LAC	CTLR2L	* cave	Control	Register 2
								E0054			SACL	*+	save	Control	megiatel L
								E0055			LAC	CTLR2H			
								E0056			SACL	*+			
								E0057			LACK	>00BC	* X-Y	mode RAS	override

652	GRAPHIC 32020 FAMIL TMS32020 - TMS34061 DEN	Y MACRO ASSEMBLER	PC 1.0 85.157 15:17:30 12-05-85 PAGE 0029	GRAPHIC 32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157 TMS32020 - TMS34061 DEMONSTRATION	15:17:30 12-05-85 PAGE 0030
	E0059 04EB CAFF	LACK >00FF	* row 255 of VRAM	0006 COPY LINES.ASM	
	E0060 04EC 6870	SACH XYADRL	* load X-Y Address Register	out Emzaman	
	E0061 04ED 6078	SACL XYADRH	Toda II I III ali ess III gire es		
	E0062 04EE C263	LARK AR2,FIL	LC		
	E0063 04EF 2090	LAC *-			
	E0064 04F0 C810	LDPK >0010	* X-Y indirect control page		
	E0065 04F1 CBFF	RPTK 255			
	E0066 04F2 6008	SACL XINC	<ul> <li>write 8 pixels 256 times: 2 lines</li> </ul>		
	E0067 04F3 C808	LDPK >0008	* VSC register page		
	E0068 04F4 2060	LAC VSBLL	<ul> <li>read Vertical Start Blank</li> </ul>		
	E0069 04F5 D004	ANDK >00FF			
	04F6 00FF	100 VC0111 (			
	E0070 04F7 0868 E0071 04F8 00A0	ADD VSBLH, 8			
	E0072 04F9 6080	ADD *+ SACL *	* increment to one line below last		
	E0073 04FA C809	LDPK >0009	* VSC register page		
	E0074 04FB 6020	SACL VINTL	* load Vertical Interrupt		
	E0075 04FC 2880	LAC *,8	Toda Tererear Interrupe		
	E0076 04FD 6828	SACH VINTH			
	E0077 04FE 2050	LAC STATL			
	E0078 04FF 2050 WAITI	LAC STATL	<ul> <li>wait for vertical interrupt</li> </ul>		
	E0079 0500 D004	ANDK >0001			
	0501 0001				
	E0080 0502 F680	BZ WAITI			
	0503 04FF				
2	E0081 0504 2030	LAC CTLR1L	<ul> <li>turn screen refresh off</li> </ul>		
23.	E0082 0505 D005	ORK >0020			
>	0506 0020	CACL CTLDU			
	E0083 0507 6030 E0084 0508 2048	SACL CTLR1L LAC CTLR2H	# block display		
2	E0085 0509 D004	LAC CTLR2H ANDK >00DF	* blank display		
Graphics	050A 00DF	ANDIX 70001			
S	E0086 050B 6048	SACL CTLR2H			
	E0087 050C 2080	LAC *	<ul> <li>load display line count</li> </ul>		
ą.	E0088 050D CE19	SFR	* divide by 2: update 2 lines/write		
<u>e</u>	E0089 050E 6089	SACL *,0,1	* save for repeat count		
20	E0090 050F D100	LRLK AR1,>26	FC		
nta	0510 2BFC				
<del>ti</del>	E0091 0511 608A	SACL *,0,2	<ul> <li>load shift register from memory</li> </ul>		
Implementation Using	E0092 0512 C004	LARK ARO,4	100		
S	E0093 0513 D100 0514 2000	LRLK AR1,>20	00		
Œ.	E0094 0515 4BA9	RPT *+.1	* load loop count for screen clear		
=	E0095 0516 60E0	SACL *0+	* load memory from shift register		
the	E0096 0517 60E0	SACL *0+	road memory rrom strice register		
∃	E0097 0518 558A	LARP AR2			
<u> </u>	E0098 0519 20A0	LAC *+			
ដ	E0099 051A 6030	SACL CTLRIL	* load Control Register !		
8	E0100 051B 20A0	LAC *+			
TMS32020 and	E0101 051C 6038	SACL CTLRIH			
an	E0102 051D 20A0	LAC *+			
	E0103 051E 6040	SACL CTLR2L	* load Control Register 2		
Į	E0104 051F 20A0 E0105 0520 6048	LAC *+ SACL CTLR2H			
S	E0105 0520 6048 E0106 0521 C800	LDPK 0			
34(	E0107 0522 5060	LST STS0	* restore data page pointer		
TMS34061	E0108 0523 CE26	RET			
_					

	534061 DEMONSTRATION PAGE 0031			ISTRATIO		PAGE 0032
F0002	•	F0059	* +	+	+ ++	++
F0003	***************************************	F0060	* ; 0 X	: 00	; ; 0 0 ; X 0 ;	! O?X ! O O ! ! O O?! X O !
F0004	* ROUTINE: LINE	F0061			+ ++	ttt tt
F0005	*	F0062				
	* This routine is called with the following information	F0063	* 3 00	tante	l and 2 are sener	ated from octants 3 and 4 by
F0006		F0064				itive or negative (ASIGN).
F0007	* located in the 5 consecutive words on page 6 labeled as		- determ	ining	whether ax is pos	itive or negative (ASIGN).
F000B	* X1, Y1, X2, Y2, COLOR. The following approach is taken to	F0065				
F0009	* draw a line of the color specified from one of the	F0066	* 4. Oc	tant 1	can be seperated	from octant 2 by determining
F0010	<ul> <li>specified points to the other following Bresenham's Line</li> </ul>	F0067				dx is greater than dy
F0011	* Algorithm.	F0068				ctant 2). Correspondingly
F0012	•	F0069	<ul><li>octant</li></ul>	3 is:	seperated from oc	tant 4 by determining whether
F0013	* octant \ #3   #2 /	F0070	* the ab	solute	value of dx is 1	ess than dy (octant 3) or
F0014	* definition \ \ /	F0071	* greate	r than	dy (octant 4).	(ABSIGN)
F0015	* #4 \	F0072			-, ,	,,
F0016		F0073	* 5 W	thin t	he coding for eac	h octant, processing
		F0074				blocks (unique for each
F0017	* //\ "0					
F0018	<u>*</u> #5 /   \ #8	F0075				the pixel to be modified is
F0019	· /_ \ _ \ _ \ _ \ _ \ _ \ _ \ _ \ _ \ _	F0076				pixel pair and determine
F0020	• / #6   #7 \	F0077	<ul><li>where</li></ul>	the ne	xt pixel in the l	ine is located.
F0021	•	F0078	•			
F0022	* 1. Determine the values for dx and dy, swapping the	F0079	* 6. Tw	o spec	ial cases of hori	zontal and vertical lines are
F0023	* points if necessary to assure that dy is positive.	F0080	* isolat	ed to	speed up the proc	essing for those cases.
F0024	* $dx = x^2 - x^1$	F0081				
F0025	* dv = v2 - v1	F0082	******	*****		
F0026	* This maps octants 5 through 8 onto 1 through 4	F0083				
			LINE	FOU	\$	
F0027	* respectively and reduces the code correspondingly. Each			EQU		
F0028	* octant is coded seperately to simplify the decisions in	F0085 0524 7860		SST		current data page pointer
F0029	<ul><li>selecting between pixels.</li></ul>	F0086 0525 C806		LDPK	6	
F0030	•	F0087 0526 C008		LARK		up access to VSC registers
F0031	* dccd	F0088 0527 D100		LRLK	ARI, VSCREG+>008	0+XYOFFL
F0032	* 0 0 0 0	0528 04E0				
F0033	• ' ' ' '	F0089 0529 5589		LARP	AR1	
F0034	* OCTANTS 1 & 2 / OCTANTS 3 & 4	F0090 052A 2004		LAC	COLOR	
F0035	*	F0091 052B 600A		SACL	COLORL	
F0036	* XX	F0092 052C 640B		SACL	COLORH, 4	
F0037		F0093 052D 0404		ADD	COLOR,4	
	* a b b a			SACL	COLOR2	
F0038		F0094 052E 600C				
F0039	* 2. Since the data bus is eight bits wide and addresses	F0095 052F 2003		LAC		y2 - y1
F0040	* two pixels at a time, it is necessary to determine whether	F0096 0530 1001		SUB	Y1	
F0041	* the first pixel of the line is the left or right pixel of	F0097 0531 F480		BGEZ	POSY * test	for positive dy
F0042	* the pair (BFLAG). For each of the four octants there are	0532 053D				
F0043	* at least two cases depending on the location left/right of	F0098 0533 4001		ZALH	Yl * nega	tive dy : swap y2 and y1
F0044	* the pixel that is to be modified.	F0099 0534 4903		ADDS	Y2	
F0045	•	F0100 0535 6803		SACH	Y2	
F0046	* OCTANT 1 OCTANT 2	F0101 0536 6001		SACL	ΥI	
F0047	OCTANT 2	F0102 0537 4000		ZALH	xi •	swap x2 and x1
	* ++ ++					Swap XZ and XI
F0048		F0103 0538 4902		ADDS	X2	
F0049	*   O 0?   O O     O O   O?O     O?O?   O O     O O?   O?O	F0104 0539 6802		SACH	X2	
F0050	* ++ ++ ++ ++	F0105 053A 6000		SACL	XI	
F0051	*   X 0?  0 0     0 X   0?0     X 0   0 0     0 X   0 0	F0106 0538 FF80		В	DELTA	
F0052	* ++ ++ ++	053C 052F				
F0053	•	F0107 053D 6006	POSY ·	SACL	DY * posi	tive dv
F0054	•	F0108 053E F680		BZ	HL I NE	
F0055	* OCTANT 3 OCTANT 4	053F 066A				
F0056	B OCINITI 4	F0109 0540 2002		LAC	X2 * dx =	×2 - ×1
	* ++ ++	F0109 0540 2002 F0110 0541 1000		SUB	x2 - ux = Xi	VE - VI
F0057 F0058	*   0?0?   0 0     0 0?   0?0     0?0   0 0     0 0?   0 0	F0111 0542 6005		SACL	DX	

GRAPHIC TMS32020					PC 1.0 85.157	15:17:30 12-05 PAGE 0033				0 FAMILY		SSEMBLER IN	PC 1.0	85.157	15:	17:30 12 PAGE 0
F0112 054	43 CA20		LACK	>0020	* load X-Y Offse	t Register (lo b	yte F015			•						
F.0113 054	44 60E0		SACL	*0+			F015							++	+	
F0114 054	45 2F00		LAC	X1,15			F016	0		•				0 02;	00;	
F0115 054			SACL	BFLAG	* bit flag for e	ven/odd bit (0/1	) F016			* OCTAN	T 1 (LEF	T PIXEL)		++		
F0116 054			ANDK	>0006,15	<ul><li>mask for next</li></ul>	2 lsb's of x1	F016			•				X 0?;		
	48 0006						F016			•				++	+	
F0117 054			SACH	*0+	<ul> <li>load X-Y Offse</li> </ul>				_	•						
F0118 054			LAC	X1,13	* seperate 7 msb	's of xl				OCTIHI		D				
F0119 054			SACH	XI			F016	6 057A			BGEZ	O11NC2				
F0120 054			LAC	Y1,7	<ul> <li>add 1sb of yl</li> </ul>	to x!			0588							
F0121 054			ADD	ΧI				7 0570			ADD	INCR1				
F0122 054			SACL	*0+	* load low byte			8 057D			MAR	*,0				
F0123 054			LAC	Y1,15	* seperate 8 msb			9 057E			BANZ	OCTIHL,	•-,3			
F0124 055			SACH	*	<ul><li>load high byte</li></ul>	of X-Y Address			05A9							
F0125 055			LAC	DX				0 0580			MAR	*,1				
F0126 055			SACH	ASIGN	* sign of dx (+/	-) (0/-1)		1 0581 2 0582			SACL	D		+ incr		
F0127 055			BZ	VLINE				2 USB2 3 0583			LACK AND	>000F	- Write	e left p	ixel of	nıy
F0128 055	54 06A2		0.07	DOCDY				3 0583 4 0584			OR	COLORH				
			BGZ	POSDX				5 0585			SACL	COLURN				
F0129 055	56 0558 57 CE22		NEG					6 0586			B	DONE				
F0130 055		POSDX	SACL	DX			, 017		0667		U	DONE				
F0131 055		PUSUA	SUB	DY	*  dx! - dy or a	_	E017			O1INC2	ADD	INCR2				
F0132 055			SACH	ABSIGN	* sign of !dx! -			8 0589		0111402	SACL	D	• 4 - 6	+ incr	,	
F0132 055			BGEZ	OTEST	- Sign or jux; -	dy (+/-) (0/-1)		9 058A			LACK	>000F		left p		212
	5C 0561		DGCZ	OIESI				0 0588			AND	*,2	W1 1 CC	, leit p	1261 0	"''
F0134 055			ZALH	DX	* negative  dx	- dv • even dv •		1 0580			OR	COLORH				
F0135 055			ADDS	DY	negative jux	or swap a an		2 0580			SACL	*.0.0				
F0136 055			SACH	DY		01 54GP G G11		3 058E			BANZ	OCTILO,	1			
F0137 056			SACL	DX					0592							
F0138 056	61 2106	OTEST	LAC	DY,1	* dy corresponds	to b	F018	4 0590	FF80		В	DONE				
F0139 056	62 6008		SACL	INCR1	* incr1 = 2b > 0			0591	0667							
F0140 056	63 1005		SUB	DX	* dx corresponds		F018	5		*						
F0141 056	64 6007		SACL	D	* d = 2b - a		F018	6						++	+	
F0142 056	65 1005		SUB	DX			F018	7		•				1001	020	
F0143 056	66 6009		SACL	INCR2	* incr2 = 2b - 2	a < 0	F018	8		* OCTAN	T 1 (RIC	HT PIXEL	)	++		
F0144 056			LAR	ARO,DX	* AR0 = # of pix	els in line = a	F018	9		•				1 0 X ;		
F0145 056			LRLK	AR1,XYIN	D+XYNOP		F019			•				++	+	
	69 0800						F019			•						
F0146 056			LRLK	AR2,XYIN	D+YINC					OCTILO		D				
	6B 0820						F019	3 0593			BLZ	OIINCI				
F0147 056			LAC	ABSIGN					059F							
F0148 056			BLZ	020R3				4 0595			ADD	INCR2				
	6E 05BC							5 0596			SACL	D		i + incr		
F0149 056		OIOR4	LAC	ASIGN				6 0597			LACK	>00F0	" write	right	oixei (	only
F0150 057			BLZ	OCT4				7 0598			AND	*,3				
F0151	71 061D	_						8 0599			OR	COLORL *.0.0				
F0151			DDAU A		CTANT #1			9 059A 0 059B			SACL BANZ	OCTIHI.				
F0153			URAW A	LINE IN O	CIANI #1		F 020		0579		DANZ	ociini,	,1			
F0154 057		OCT1	LRLK	AR3,XYIN	D+XIYI		F020	1 0590	FF80		В	DONE				
	73 0828								0667							
F0155 057			LRLK	AR4,XYIN	D+XINC					OIINCI		INCRI				
	75 0808							3 05A0			SACL	D		+ incr		
F0156 057			LAC	BFLAG				4 05A1			LACK	>00F0	* write	right	oixel (	only
F0157 057			BLZ	OCTILO				5 05A2			AND	*,4				
057	78 0592						F020	6 05A3	4DOA		OR	COLORL				

GRAPHIC TMS32020 -	32020 FAM1 TMS34061 DE		SSEMBLER PC 1.0 85.157 15:17:30 12-05-85 N PAGE 0035	GRAPHIC TMS32020 -				SSEMBLER N	PC 1.0	85.157	15:17:30 12-05-85 PAGE 0036
F0207 05A4	6000	SACL	*,0,0	F0251 05D2			C 4 C)	D			
F0208 05A5	FB99	BANZ	OCT1HI,*-,1	F0252 05D3	FB99		SACL BANZ	OCT2LO,*	- a = c -,1	+ incr2	
05A6 F0209 05A7	FF80	8	DONE	05D4 F0253 05D5	FF80		В	DONE			
05A8	F480 OCT16	IL BGEZ	IYIXIO	05D6 F0254	0667						
05AA		L OGEL	OTAT T	F0255		•				++	+
F0211 05AB		ADD	INCRI	F0256		•				1 0 0?1 0	
F0212 05AC		SACL	D * d = d + incrl	F0257		* OCTAN	r 2 (RIG	HT PIXEL)		++	
F0213 05AD F0214 05AE		LAC MAR	COLOR2 * write both pixels of the pair	F0258		:				; 0 X ; 0	
F0215 05AF		SACL	*,4	F0259 F0260						+	+
F0216 05B0		BANZ	OCT1H1,*-,1	F0261 05D7	2007	OCT2LO	LAC	D			
0581	0579			F0262 0508			BGEZ	02X1Y1			
F0217 05B2		В	DONE	05D9	05E4						
05B3				F0263 05DA		02X0Y1		INCRI			
F0218 05B4 F0219 05B5	0009 OIXIY	I ADD SACL	INCR2  D * d = d + incr2	F0264 05DB			SACL	D		+ incrl	
F0220 05B6		LAC	D * d = d + incr2 COLOR2 * write both pixels of the pair	F0265 05DC F0266 05DD			LACK AND	>00F0 •,2	- Write	right pi	xel only
F0221 05B7		SACL	*,0,0	F0267 05DE			OR	COLORL			
F0222 0588		BANZ	OCT1H1,*-,1	F0268 05DF			SACL	*,0,0			
05B9				F0269 05E0			BANZ	OCT2LO,*	-,1		
F0223 05BA		В	DONE	05E1			_				
05BB F0224	0667			F0270 05E2			В	DONE			
	200E 020R3	LAC	ASIGN	05E3 F0271 05E4		02XIYI	ADD	INCR2			
F0226 05BD		BLZ	OCT3	F0272 05E5		OZXIII	SACL	D	* d = d	+ incr2	
05BE				F0273 05E6			LACK	>00F0		right pi	xel only
F0227	•			F0274 05E7			AND	•,3			
F0228	•	DRAW A	LINE IN OCTANT #2	F0275 05E8			OR	COLORL			
F0229 F0230 05BF	D300 OCT3	LRLK	AR3,XYIND+XIYI	F0276 05E9			SACL BANZ	*,0,0			
05C0		LKLK	ARS, ATTROTATT	F0277 05EA 05EB			BANZ	OCT2HI,*	-,1		
F0231 05C1		LAC	BFLAG	F0278 05EC			В	DONE			
F0232 05C2		BLZ	OCT2L0	05ED							
05C3	05D7			F0279		•					
F0233	:			F0280		•	DRAW A	LINE IN O	CTANT #3		
F0234 F0235			1 07071 0 0 1	F0281 F0282 05EE	D200	OCTO	LRLK	AR3.XYIN			
F0236	* 001	ANT 2 (LEF		05EF		0013	LKLK	AK3,ATIN	J+AUT I		
F0237		2 (22.	: X O : O O :	F0283 05F0			LAC	BFLAG			
F0238	•		++	F0284 05F1			BLZ	OCT3LO			
F0239				05F2	060A						
F0240 05C4 F0241 05C5	CAOF OCT2H		>000F * write left pixel only	F0285		•					
F0242 05C6		AND OR	*,2 COLORH	F0286 F0287		:				++ ; 0 0?; 0	
F0243 05C7		SACL	*,0,0	F0288		* OCTANI	T3 (LEFT	PIXEL)		+	
F0244 05C8	2007	LAC	0	F0289		•	, , , , , ,	,		. Ó O ! X	
F0245 05C9 05CA		BGEZ	021NC2	F0290 F0291		:				+	
	0008 021NC	1 ADD	INCR1	F0292 05F3	2007	остант	LAC	D			
F0247 05CC		SACL	0 * d = d + incr!	F0293 05F4		5515111	BGEZ	O3XDY1			
F0248 05CD	FB99	BANZ	OCT2HI,*-,1	05F5	0600						
05CE		_		F0294 05F6	8000	1 Y0XE0		INCRI			
F0249 05CF		В	DONE	F0295 05F7			SACL	D		+ incrl	
05D0			INCR2	F0296 05F8			LACK	>000F	<ul><li>write</li></ul>	left pix	el only
F0250 05D1				F0297 05F9			AND	*,2			

	GRAPHIC 32020 TMS32020 - TMS340	D FAMILY MAC 061 DEMONSTR	RO ASSEMBLER ATION	PC 1.0 85.157		12-05-85 E 0037	GRAPHI TMS320		3202 TMS34	0 FAMILY	MACRO A NSTRATIO	SSEMBLER N	PC 1.0 8	95.157		12-05 GE 0038
	F0298 05FA 4D0B	OR	COLORH				F0343			•				·	+	
	F0299 05FB 6088	SAC	L *,0,0				F0344			•						
	F0300 05FC FB99	BAN	Z OCT3H1,*-	, 1						OCT4HI	LAC	D				
	05FD 05F3						F0346				BGEZ	O4XDY I				
	F0301 05FE FF80	В	DONE					0626	0631							
	05FF 0667						F0347	0627	8000	O4XDY0	ADD	INCR1				
	F0302 0600 0009	O3XDYI ADD	INCR2				F0348	0628	6007		SACL	D	* d = d	+ incrl		
	F0303 0601 6007	SAC	L D	* d = d + incr2			F0349	0629	CAOF		LACK	>000F	* write	left pixe	lonly	
	F0304 0602 CA0F	LACI		* write left pixe	el only		F0350	062A	4E8C		AND	*,4				
	F0305 0603 4E8B	AND			,		F0351	062B	4D0B		OR	COLORH				
	F0306 0604 4D0B	OR	COLORH				F0352	062C	6088		SACL	•,0,0				
	F0307 0605 6088	SAC					F0353				BANZ	OCT4LO.*	1			
	F0308 0606 FB99	BAN		-1					063B				, .			
	0607 060A			•			F0354				В	DONE				
	F0309 0608 FF80	В	DONE						0667		_					
	0609 0667	•	00.12				F0355			O4XDY I	ADD	INCR2				
	F0310						F0356			04/10/1	SACL	D	* d = d	+ incr2		
	F0311			+			F0357				LACK	>000F		left pixe	lonly	
	F0312	•		0707: 0			F0358				AND	*.3	W. 1 CC	ici c pixe	. 01117	
	F0313	* OCTANT 3	(RIGHT PIXEL)	++			F0359				OR	COLORH				
	F0314	•	(MIGHT TALL)	. o x : o			F0360				SACL	*,0,0				
	F0315			++			F0361				BANZ	OCT4L0,*	- 1			
	F0316			·			. 0501		063B		UNITE	0014201	,.			
	F0317 060A CAF0	OCTRIO LAC	K >00F0	* write right pix	vel only		F0362				В	DONE				
	F0318 060B 4E8A	AND		wille i ignic pix	ker only				0667		U	DOINE				
	F0319 060C 4D0A	OR	COLORL				F0363		0007							
	F0320 060D 6088	SAC					F0364							+		
•	F0321 060E 2007	LAC					F0365							070   0		
	F0322 060F F480	BGE					F0366			* OCTAN	T 4 (PIG	HT PIXEL)		++		
)	0610 0617	DGC.	2 0311102				F0367			• 0017414	. 4 (1110			02X 1 0		
	F0323 0611 0008	OSTNC1 ADD	INCRI				F0368							++		
	F0324 0612 6007	SAC		* d = d + incrl			F0369							,		
•	F0325 0613 FB99	BAN							2007	OCT4LO	LAC	D				
	0614 060A	DAN	2 001300,	, ,			F0371			001460	BGEZ	041NC2				
	F0326 0615 FF80	В	DONE				1 0371		064A		DGLZ	0411402				
•	0616 0667		DONE				F0372				ADD	INCRI				
	F0327 0617 0009	OSTNCS ADD	INCR2				F0373				MAR	*,0				
	F0328 0618 6007	SAC		* d = d + incr2			F0374				BANZ	OCT4HL,*	4			
	F0329 0619 FB99	BAN					10374		0654		DANZ	oc rant,	-,-			
	061A 05F3	DAIN	2 0013111, -	,,			F0375				MAR	*.1				
	F0330 061B FF80	В	DONE				F0376				SACL	D '	* 4 - 4	+ incrl		
	061C 0667	•	DONE				F0377				LACK	>00F0		right pix	el only	
	F0331						F0378				AND	*	WITCE	i igiic pix	er only	
	F0332	* DDA	W A LINE IN OC	TANT #4			F0379				OR	COLORL				
•	F0333		W W LINE IN OC	IANI #4			F0379				SACL	• COLURL				
	F0334 061D D300	OCT4 LRL	K AR3,XYIND	1.4041			F0381				B	DONE				
	061E 0830	OC14 LKL	V WK2.VIIND	ווטאדו			F U 3 O 1		0667		ь	DUNE				
	F0335 061F D400	LRL	K AR4.XYIND	VANCE			E0303			041NC2	ADD	INCR2				
	0620 0810	LKL	N AR4,ATIND	PADEC						U4INCZ		D D				
	F0336 0621 200D	1.40	DEL AC				F0383				SACL			+ incr2	-11	
	F0337 0622 F380	LAC BLZ					F0384				LACK	>00F0	- write	right pix	ei only	
		BLZ	OCT4L0				F0385				AND	*,2				
	0623 063B						F0386				OR	COLORL				
	F0338	-					F0387				SACL	*,0,0				
	F0339	-		++			F0388				BANZ	OCT4HI,	-,1			
	F0340	* 0074117 :	# FFT DIVE:	0 03 0			50055		0624			DOVE				
	F0341	- OCTANT 4	(LEFT PIXEL)	++			F0389				В	DONE				
	F0342	-		O 0?; X	U ;			0653	0667							

656

23: A Graphics Implementation Using the TMS32020 and TMS34061

GRAPHIC 3202 TMS32020 - TMS34			SSEMBLER PC 1.0 85.1	57 15:17:30 12-05-8 PAGE 0039			020 FAMIL 034061 DEMO		ASSEMBLER ON	PC 1.0 8	35.157	15:17:30 12-05-85 PAGE 0040
F0390 0654 F380 0655 065F	OCT4HL	BLZ	041NC1			0689 5588 068A FB9A		LARP BANZ	ARO FILL2,*-	. 2		
F0391 0656 0009		ADD	INCR2			068B 0693	3		,,,,,,	••		
F0392 0657 6007		SACL	D * d = d + i			068C 5589		LARP	AR1			
F0393 0658 200C		LAC		h pixels of the pair		068D CAOF		LACK	>000F	* write	left pix	el only
F0394 0659 558B		MAR	*,3			068E 4E80		AND	•			
F0395 065A 6088		SACL	*,0,0			068F 4D0E		OR	COLORH			
F0396 065B FB99		BANZ	OCT4LO, *-, 1			0690 6080		SACL				
065C 063B		_				0691 FF80		В	DONE			
F0397 065D FF80		В	DONE			0692 0667 0693 2000		1.40	COL OD2		L-44 - 1	-1
065E 0667	041NC1	ADD	INCR1			0694 6088		LAC SACL	COLOR2	" Write	both pix	els of the pair
F0398 065F 0008 F0399 0660 6007	U4INCI	SACL	D *d=d+i	nor!		0695 FB98		BANZ	HOZHI,*-	0		
F0400 0661 200C		LAC		th pixels of the pair		0696 068		DANZ	nozni, -	, 0		
F0401 0662 6088		SACL	*,0,0	in practs of the part		0697 FF80		В	DONE			
F0402 0663 FB99		BANZ	OCT4LO,*-,1			0698 0667		Ū	55.1.2			
0664 063B		57	001.120, ,.			0699 5589		LARP	ARI			
F0403 0665 FF80		В	DONE		F0450	069A CAF	)	LACK	>00F0	* write	right pi	xel only
0666 0667					F0451	069B 4E8A	4	AND	*,2			•
F0404						069C 4D0A		OR	COLORL			
F0405 0667 C800	DONE	LDPK	0			069D 6088		SACL	*,0,0			
F0406 0668 5060		LST	STS0 • restore e	entry data page pointer		069E FB98		BANZ	HOZHI, "-	, 0		
F0407 0669 CE26		RET				069F 068A						
F0408	•					06A0 FF80		В	DONE			
F0409	•	DRAW A	HORIZONTAL LINE			06A1 0667	, _					
F0410	*				F0456		•			• • • •		
F0411 066A 2002 F0412 066B 1000	HLINE	LAC SUB	X2 * dx = x2 - X1	· ×1	F0457 F0458		:	URAW A	VERTICAL I	LINE		
F0412 066C 6005		SACL	DX			06A2 3006	VLINE	LAR	ADD DY	* ADO -	# of niv	els in line
F0414 066D F480		BGEZ	DXPOS			06A3 D100		LRLK	ARI, XYIN		# OI PIX	ers in time
066E 0673		5022	5,11 00			06A4 0800				317(1140)		
F0415 066F CE23		NEG				06A5 D200		LRLK	AR2,XYIN	D+YINC		
F0416 0670 6005		SACL	DX * save  dx			06A6 0820	)					
F0417 0671 2002		LAC	X2 * swap x1 &	x2 : draw left to righ	t F0462	06A7 5589	•	LARP	AR1			
F0418 0672 6000		SACL	XI		F0463	06A8 200E	)	LAC	BFLAG			
F0419 0673 CA20	DXPOS	LACK		Offset Register (10 byt		06A9 F380		BLZ	VRTLO			
F0420 0674 60E0		SACL	•0+			06AA 06B3						
F0421 0675 2F00		LAC	X1,15	_		06AB CAOF		LACK	>000F	* write	left pix	el
F0422 0676 600D		SACL		for even/odd bit (0/1)		06AC 4E8A		AND	*,2			
F0423 0677 DF04		ANDK	>0006,15 * mask for	next 2 Isb's of x1		06AD 4D0E		OR	COLORH			
0678 0006 F0424 0679 68E0		SACH	*0+ * load X-Y	Offset Register (hi byt		06AE 6088 06AF FB99		SACL BANZ	*,0,0 VRTHI,*-	1		
F0425 067A 2D00		LAC		7 msb's of xl		06B0 06AE		DANZ	VKIIII,	, 1		
F0426 067B 6800		SACH	XI Seperate	/ 1115D 5 OF X1		06B1 FF80		В	DONE			
F0427 067C 2701		LAC	Y1,7 * add 1sb o	of vi to xi		06B2 0667		-	00112			
F0428 067D 0000		ADD	XI	,. co x.		06B3 CAF		LACK	>00F0	* write	right pi	xel
F0429 067E 60E0		SACL		byte of X-Y Address Reg		06B4 4E8A		AND	*,2			·
F0430 067F 2F01		LAC	Y1,15 * seperate	8 msb's of yl	F0473	06B5 4D0A	١	OR	COLORL			
F0431 0680 6880		SACH	<ul> <li>load high</li> </ul>	byte of X-Y Address Re	g F0474	0686 6088	3	SACL	*,0,0			
F0432 0681 3005		LAR ·	ARO,DX * ARO = # o	of pixels in line	F0475	06B7 FB99		BANZ	VRTLO, *-	, 1		
F0433 0682 D100		LRLK	AR1,XYIND+XYNOP			06B8 06B3		_				
0683 0800						06B9 FF80		В	DONE			
F0434 0684 D200		LRLK	AR2,XYIND+XINC			06BA 0667	1	0001	EE: 1000			
0685 0808			851.46		0007			COPY	FEL IPS2.	ASM		
F0435 0686 200D		LAC	BFLAG									
F0436 0687 F380 0688 0699		BLZ	HOZLO									
0000 0099												

G0002

15:17:30 12-05-85

PAGE 0042

G0058 06F0 601B

23. A	GRAPHIC 32020 FAMIL TMS32020 - TMS34061 DEP		ASSEMBLER PC 1.0 85.157 15:17:30 12-05-85 ION PAGE 0043	GRAPHIC 3202 TMS32020 - TMS34			PC 1.0 85.157 15:17:30 12-05-85 PAGE 0044
	G0112 0716 6826	SACH	DH * D = D - T6	G0159 074C 2011	L	AC YC	" "short" line
'n	G0113 0717 6027	SACL	DL	G0160 074D 1013	S	UB B	
함	G0114 0718 2026	LAC	DH	G0161 074E F480	8	GEZ OSCRY1	
Graphics	G0115 0719 F380	BLZ	STEPY	074F 0751			
	071A 06FD			G0162 0750 CA00		AC	
큐	G0116 071B 558A STEPX	LARP	2	G0163 0751 6001		ACL YI	* Y1 = YC - Y >= 0
ĕ	G0117 071C FB99	BANZ	LOOPX,*-,1 * continue until X at origin	G0164 0752 C008			* set-up access to VSC registers
킁	0710 0700		ADA DAVOUT	G0165 0753 D400	Ĺ	RLK AR4,VSCI	REG+>0080+XYOFFH
큲	G0118 071E 712C PLOT1	SAR LAC	ARI, PIXCNT B	0754 04E8		ARP AR4	
Implementation	G0119 071F 2013 G0120 0720 6046	SACL	SAVEB	G0166 0755 558C G0167 0756 2E29		ARP AR4 AC X1L,14	* load XY coordinates for upper lin
ĭ	G0121 0721 092E	ADD	ONE6,9	G0168 0757 68E0		ACH *0+	- load XI coordinates for upper IIII
Ç	G0122 0722 102C	SUB	PIXCNT	G0169 0758 2701		AC Y1.7	
Using	G0123 0723 F380	BLZ	PLOT2 * plotting stack = b ?	G0170 0759 0028		DD XIH	
00	0724 072B		, and a second s	G0171 075A 60E0		ACL *0+	
뉹	G0124 0725 602C	SACL	PIXCNT	G0172 075B 2F01		AC Y1,15	
	G0125 0726 322C	LAR	AR2,PIXCNT	G0173 075C 6888		ACH *,0,0	
TMS32020	G0126 0727 CA00	ZAC		G0174 075D 2F2B		AC X2L,15	
S	G0127 0728 60AA NILPT	SACL	*+,0,2 * zero remainder of stack	G0175 075E 1F29		UB X1L,15	
20	G0128 0729 FB99	BANZ	NILPT,*-,1	G0176 075F 682C		ACH PIXCNT	* # pixels = X2 - X1
20	072A 0728			G0177 0760 302C		AR ARO,PIX	
22	G0129 •	0044	**************************************	G0178 0761 D400	L	RLK AR4,XYII	ND+X1NC
and	G0130 * G0131 *	UKAW '	"SHORT" HORIZONTAL LINES FOR UPPER HALF	0762 0808 G0179 0763 9129		IT XIL.I	* start on an odd pixel ?
=	G0132 0728 D400 PLOT2	LRLK	AR4, VSCREG+>0080+XYOFFL	G0180 0764 F980		BNZ SLHIU	- start on an ood pixer t
Š	072C 04E0	CHEN	AR4; VSCREGY/0000 / ATOTTE	0765 0776		DIVE SETTIO	
ŭ	G0133 0720 558C	LARP	AR4	G0181 0766 558B	L	ARP AR3	
TMS34061	G0134 072E CA20	LACK	>0020	G0182 0767 CAF0		ACK >00F0	* pixel in Isnibble only
2	G0135 072F 6089	SACL	*,0,1 * load X-Y Offset Register(lo byte)	G0183 0768 4E8C		ND *,4	· · · · · · · · · · · · · · · · · · ·
	G0136 0730 3213	LAR	AR2,B * number of values on data stack	G0184 0769 4D0A	0	R COLORL	
	G0137 0731 D300	LRLK	AR3,XYIND+XYNOP	G0185 076A 6088		ACL *,0,0	
	0732 0800			G0186 076B FB90	8	ANZ SLHIU	
	G0138 0733 5590	MAR	*- 	076C 0776	_		
	G0139 0734 7213 LOOP1	SAR	AR2,B	G0187 076D FF80	8	DONE 1U	
	G0140 0735 2010 G0141 0736 1080	LAC SUB	xc	076E 077C G0188 076F 558C	SLHLU L	ARP AR4	
	G0142 0737 F480	BGEZ	OSCRX1	G0189 0770 200C		AC COLOR2	* pixel pair
	0738 073A	DUCE	OSCRAT	G0190 0771 6088		ACL *,0,0	pixer pari
	G0143 0739 CA00	ZAC		G0191 0772 FB90		ANZ SLHIU	
	G0144 073A 6000 OSCRX1	SACL	X1 * X1 = XC - X >= 0	0773 0776	_		
	G0145 073B 2010	LAC	XC	G0192 0774 FF80	8	DONE 1U	
	G0146 073C 009C	ADD	*-,0,4	0775 077C			
	G0147 073D 6002	SACL	X2 * X2 = XC + X	G0193 0776 FB98	SLHIU B	ANZ SLHLU,*-	-,3
	G0148 073E 2D02	LAC	X2,13 * seperate 7 MSBs from 3 LSBs (X2)	0777 076F			
	G0149 073F 682A	SACH	X2H	G0194 0778 CAOF		ACK >000F	<ul> <li>pixel in manibble only</li> </ul>
	G0150 0740 D004 0741 FFFF	ANDK	>FFFF	G0195 0779 4E80		ND *	
	G0151 0742 6C2B	SACH	X2L,4	G0196 077A 4D0B G0197 077B 6080		R COLORH	
	G0152 0743 2000	LAC	X1,13 * seperate 7 MSBs from 3 LSBs (X1)	G0198 077C 558A		ARP AR2	
	G0153 0744 6828	SACH	XIH	G0199 0770 FB99		ANZ LOOP1,*-	1
	G0154 0745 D004	ANDK	>FFFF	077E 0734	•		<i>Y</i> *
	0746 FFFF		****	G0200 077F FF80	8	PLOT3	
	G0155 0747 6C29	SACH	XIL,4	0780 07CD	_		
	G0156 0748 202A	LAC	X2H	G0201	•		
	G0157 0749 1028	SUB	XIH	G0202	• 0	RAW "LONG" HOR	IZONTAL LINES FOR UPPER HALF
8	G0158 074A F580	BNZ	WIDE * endpoints in same 8 pixel group ?	G0203	•		
659	074B 0797			G0204 0781 7213	LOOPZ S	AR AR2,B	

•				· · · · · · · · · · · · · · · · · · ·		2.10113 11111 1011	. AGE 0040
	G0205 0782 2010		LAC	xc	G0253 07BB 6080	SACL	•
	G0206 0783 1080		SUB	•			ARO
	G0207 0784 F480		BGEZ	OSCRX2	G0255 07BD CA00	ZAC	
	0785 0787				G0256 07BE 6080	SACL	* load Control Register 2
	G0208 0786 CA00		ZAC		G0257 07BF D000		ARO, VSCREG+>0080+XYOFFH
	G0209 0787 6000	OSCRX2		X1  * X1 = XC - X >= 0	07C0 04E8		
	G0210 0788 2010		LAC	XC	G0258 07C1 6080	SACL *	•
	G0211 0789 009C		ADD	*-,0,4	G0259 07C2 D000		ARO, VSCREG+>0080+XYADRL
	G0212 078A 6002		SACL	X2 • X2 = XC + X	07C3 04F0		
	G0213 0788 2002		LAC	X2,13 * seperate 7 MSBs from 3 LSBs (X2)	G0260 07C4 2080	LAC *	•
	G0214 078C 682A		SACH	X2H	G0261 07C5 608C		1,0,4
	G0215 0780 D004		ANDK	>FFFF	G0262 07C6 D001		RSBASE
	078E FFFF				07C7 0888		
	G0216 078F 6C2B		SACH	X2L,4	G0263 07C8 002B	ADD >	(2L
	G0217 0790 2000		LAC	X1,13 * seperate 7 MSBs from 3 LSBs (X1)	G0264 07C9 CE24	CALA	* write pixels right of blocks
	G0218 0791 6828		SACH	XIH	G0265 07CA 558A		AR2
	G0219 0792 D004		ANDK	>FFFF	G0266 07CB FB99	BANZ L	.00P2,*-,1
	0793 FFFF				07CC 0781		
	G0220 0794 6C29		SACH	XIL,4	G0267 *		
	G0221 0795 202A		LAC	X2H	G0268 *	DRAW "LON	IG" HORIZONTAL LINES FOR LOWER HALF
	G0222 0796 1028		SUB	XIH	G0269 •		
	G0223 0797 112E		SUB	ONE6,1 " "long" line	G0270 07CD D400 PLOT	T3 LRLK A	AR4,VSCREG+>0080+XYOFFL
	G0224 0798 602D		SACL	PAXCNT * # 8 pixel groups	07CE 04E0		
	G0225 0799 2011		LAC	YC	G0271 07CF 558C		AR4
	G0226 079A 1013		SUB	В	G0272 07D0 CA20		0020
	G0227 079B F480		BGEZ	OSCRY2	G0273 07D1 6089		',0,1
ร	079C 079E				G0274 07D2 3246		AR2,SAVEB * # of values on data stack
	G0228 079D CA00		ZAC		G0275 07D3 D300	LRLK A	AR3,XYIND+XYNOP
	G0229 079E 6001 G0230 079F C008			Y1 * Y1 = YC - Y >= 0	0704 0800		
1	G0231 07A0 D400		LARK LRLK	ARO,8 * set-up access to VSC registers AR4.VSCREG+>0080+XYOFFH	G0276 07D5 55A0		<b>!</b> +
<u>í</u>	07A1 04E8		LKLK	AK4, VOLKEG+) UUBU+ATUFFH	G0277 07D6 55A0		<b>!+</b>
	G0232 07A2 558C		LARP	AR4	G0278 07D7 2011		C
	G0233 07A3 2E29		LAC		G0279 07D8 0046		SAVEB CC
1	G0234 07A4 68E0		SACH	XIL,14 * load XY coordinates for upper lin *0+	G0280 07D9 6011 G0281 07DA FF80		LOOPE
<u>.</u>	G0235 07A5 2701		LAC	Y1,7	07DB 0824	В 1	.cort
Í	G0236 07A6 0028		ADD	XIH	G0282 07DC 7213 LOOF	3 SAR A	AR2.B
	G0237 07A7 60E0		SACL	*0+	G0283 07DD 2010		KC
:	G0238 07A8 2F01		LAC	Y1,15	G0284 07DE 1080		1
·.	G0239 07A9 6888		SACH	*.0.0	G0285 07DF F480		DSCRX3
	G0240 07AA D000		LRLK	ARO, VSCREG+>0080+CTLR2L	07E0 07E2		
5	07AB 04C0		-		G0286 07E1 CA00	ZAC	
j	G0241 07AC D400		LRLK	AR4,XYIND+XINC	G0287 07E2 6000 OSCF		(1 * X1 = XC - X >= 0
	07AD 0808				G0288 07E3 2010		(C
5	G0242 07AE CA00		ZAC		G0289 07E4 00AC		+.0.4
-	G0243 07AF 608B		SACL	*,0,3 * load Control Register 2	G0290 07E5 6002		(2 * X2 = XC + X
ζ.	G0244 07B0 D001		LALK	LSBASE	G0291 07E6 2D02	LAC >	(2,13 * seperate 7 MSBs from 3 LSBs (X2)
3	07B1 0878				G0292 07E7 682A		(2H
3	G0245 07B2 0029		ADD	XIL	G0293 07E8 D004	ANDK :	FFFF
3	G0246 07B3 CE24		CALA	<ul> <li>write pixels left of blocks</li> </ul>	07E9 FFFF		
2	G0247 0784 CABC		LACK	>00BC * X-Y mode RAS override	G0294 07EA 6C2B		(2L,4
Ĺ	G0248 0785 608C		SACL	*,0,4 * load Control Register 2	G0295 07EB 2D00		(1,13 * seperate 7 MSBs from 3 LSBs (XI)
4	G0249 0786 202D		LAC	PAXCNT	G0296 07EC 6828		KIH
5	G0250 07B7 F380		BLZ	RIGHTI	G0297 07ED D004	ANDK 2	FFFF
3	0788 078C				O7EE FFFF		
3	G0251 07B9 200C G0252 07BA 4B2D		LAC	COLOR2	G0298 07EF 6C29		KIL,4
2	00232 U/BA 4820		RPT	PAXCNT * fill 8 pixel blocks	G0299 07F0 202A	LAC )	К2Н


23. A Graphics Implementation Using the TMS32020 and TMS34061

23. A	GRAPHIC TMS32020 -	32020 FAMI TMS34061 DE	LY MACRO MONSTRATI	ASSEMBLER PC 1.0 85.157 15:17:30 12-05-85 ION PAGE 0047	GRAPHIC 320 TMS32020 - TMS3			ASSEMBLER PC 1.0 85.157 15:17:30 12-05-85 ION PAGE 0048
	G0300 07F1	1028	SUB	XIH	G0346		DDAW .	"SHORT" HORIZONTAL LINES FOR LOWER HALF
Graphics	G0301 07F2		BZ	NARROW * endpoints in same 8 pixel group ?	G0347		DIAM	SHORT HORIZONTAL CINES FOR LOWER HALL
호		083D		simposition in same or prizer group :	G0348 0829 7213	3 LOOP4	SAR	AR2.B
Ž.	G0302 07F4	112E	SUB	ONE6,1 * "long" line	G0349 082A 2010		LAC	XC
	G0303 07F5	602D	SACL	PAXCNT * # 8 pixel groups	G0350 082B 1080		SUB	*
Implementation	G0304 07F6		LAC	YC	G0351 082C F480		BGEZ	OSCRX4
ĕ	G0305 07F7		SUB	В	082D 082F			
퓛	G0306 07F8		SACL	Y2 * Y2 = YC + Y	G0352 082E CA00		ZAC	
몵	G0307 07F9 G0308 07FA		LARK LRLK	ARO,8 * set-up access to VSC registers	G0353 082F 6000 G0354 0830 2010		SACL	X1 * X1 = XC - X >= 0 XC
反.	07FB		LKLK	AR4, VSCREG+>0080+XYOFFH	G0355 0831 00AC		ADD	*+,0,4
ă	G0309 07FC		LARP	AR4	G0356 0832 6002		SACL	X2
Using	G0310 07FD		LAC	XIL.14 * load XY coordinates for lower lin	G0357 0833 2002		LAC	X2,13 * seperate 7 MSBs from 3 LSBs (X2)
Ĕ.	G0311 07FE		SACH	*0+	G0358 0834 682A		SACH	X2H
90	G0312 07FF	2703	LAC	Y2,7	G0359 0835 D004		ANDK	>FFFF
Ħe	G0313 0800		ADD	XIH	0836 FFFF			
	G0314 0801		SACL	*0+	G0360 0837 6C2E		SACH	X2L,4
TMS32020	G0315 0802		LAC	Y2,15	G0361 0838 2000		LAC	X1,13 * seperate 7 MSBs from 3 LSBs (X1)
္ထ	G0316 0803		SACH	*,0,0	G0362 0839 6828		SACH	XIH
ĕ	G0317 0804	04C0	LRLK	AR0, VSCREG+>0080+CTLR2L	G0363 083A D004 083B FFFF		ANDK	>FFFF
õ	G0318 0806		LRLK	AR4,XYIND+XINC	G0364 083C 6C29		SACH	XIL.4
and		0808	CKCK	AR4,ATINOTAINC	G0365 083D 2011		LAC	YC * "short" line
	G0319 0808		ZAC		G0366 083E 1013		SUB	В
TMS3406	G0320 0809		SACL	*,0,3 * load Control Register 2	G0367 083F 6003		SACL	Y2 • Y2 = YC + Y
Š	G0321 080A	D001	LALK	LSBASE	G0368 0840 C008	3	LARK	ARO,8 * set-up access to VSC registers
34	080B				G0369 0841 D400		LRLK	AR4, VSCREG+>0080+XYOFFH
8	G0322 080C		ADD	XIL	0842 04E8			
_	G0323 0800		CALA	* write pixels left of the blocks	G0370 0843 5580		LARP	AR4
	G0324 080E		LACK	>00BC * X-Y mode RAS override	G0371 0844 2E29		LAC	XIL,14 * load XY coordinates for lower lin
	G0325 080F G0326 0810		SACL LAC	*,0,4 * load Control Register 2	G0372 0845 68E0 G0373 0846 2703		SACH	*0+
	G0327 0811		BLZ	PAXCNT RIGHT2	G0374 0847 0028		LAC ADD	Y2,7 XIH
	0812		OLZ	RIGHIZ	G0375 0848 60E0		SACL	*0+
	G0328 0813		LAC	COLOR2	G0376 0849 2F03		LAC	Y2,15
	G0329 0814		RPT	PAXCNT * fill 8 pixel blocks	G0377 084A 6888		SACH	*,0,0
	G0330 0815	6080	SACL	•	G0378 084B 3020	0	LAR	ARO, PIXCNT
	G0331 0816		2 LARP	ARO	G0379 084C D400		LRLK	AR4,XYIND+XINC
	G0332 0817		ZAC		0840 0808			
	G0333 0818		SACL	* * load Control Register 2	G0380 084E 9129		BIT	XIL,1 * start on an odd pixel ?
	G0334 0819		LRLK	ARO, VSCREG+>0080+XYOFFH	G0381 084F F980		BBNZ	SLHIL
	081A G0335 081B		SACL		0850 0861 G0382 0851 5588		LARP	AR3
	G0336 081C		LRLK	ARO, VSCREG+>0080+XYADRL	G0383 0852 CAF		LACK	>00F0 * pixel in Isnibble only
	0810		LKLK	ARO, VOCKEGT/0000TATADRE	G0384 0853 4E80		AND	*,4
	G0337 081E		LAC	•	G0385 0854 4D0A		OR	COLORL
	G0338 081F	608C	SACL	*,0,4	G0386 0855 6088		SACL	*,0,0
	G0339 0820		LALK	RSBASE	G0387 0856 FB90	0	BANZ	SLHIL
	0821				0857 0861			
	G0340 0822		ADD	X2L	G0388 0858 FF80		В	DONE IL
	G0341 0823		CALA	* write pixels right of the blocks	0859 0867			
	G0342 0824 G0343 0825	558A LOOPE	LARP BANZ	AR2	G0389 085A 5580 G0390 085B 2000		LARP LAC	AR4
		07DC	DANZ	L00P3, *-, 1	G0391 085C 6088		SACL	COLOR2 * pixel pair *,0,0
	G0344 0827		В	ALDONE	G0392 085D FB90		BANZ	SLHIL
_	0828				085E 0861		JA.12	
8	G0345	•			G0393 085F FF80		В	DONE 1L
_								

662	GRAPHIC TMS32020 -	32020 TM5340	FAMILY 061 DEMO	MACRO A NSTRATIO	ASSEMBLER PC 1.0 85.157 15:17:30 12-05-85 DN PAGE 0049	GRAPHIC 3202 TMS32020 - TMS34			ASSEMBLER PC 1.0 85.157 15:17:30 12-05-85 ON PAGE 0050
	0860	0867				G0433 0896 FF80		В	RE7
	G0394 0861		SLHIL	BANZ	SLHLL,*-,3	0897 08F6		_	·-·
	0862					G0434	•		
	G0395 0863			LACK	>000F * pixel in msnibble only	G0435	*	WRITE 8	B PIXELS LEFT OF BLOCK
	G0396 0864 G0397 0865			AND OR	900 000	G0436	*		(0 UNWRITTEN PIXELS)
	G0398 0866			SACL	COLORH	G0437	•		
	G0399 0867		DONE I L		AR2	G0438 G0439	:		!* * * * * * * *   8 PIXEL BLOCKS
	G0400 0868		DOMETE	BANZ	LOOP4,*-,1	G0440 0898 558C	LEO	LARP	AR4
	0869			D71.112	200/4/ //	G0441 0899 200C	220	LAC	COLOR2
	G0401		•			G0442 089A 6080		SACL	•
	G0402 086A		ALDONE		AR2	G0443 089B 6080		SACL	•
	G0403 086B			LARK	AR2,SAVREG	G0444 089C 6080		SACL	•
	G0404 086C			LDPK	>0009 * VSC register page	G0445 0890 6088		SACL	*,0,0
	G0405 086D G0406 086E			LAC	*+	G0446 089E CE26		RET	
	G0407 086F			SACL LAC	CTLRIL * load Control Register   *+	G0447 089F CE26 G0448		RET	
	G0408 0870			SACL	CTLRIH	G0449		UDITE T	PIXELS LEFT OF BLOCK
	G0409 0871			LAC	*+	G0450		WKIIC /	(1 UNWRITTEN PIXELS)
	G0410 0872			SACL	CTLR2L * load Control Register 2	G0451			(1 ONENT FER FIXEES)
	G0411 0873	20A0		LAC	*+	G0452			? * * * * * * *   8 PIXEL BLOCKS;
	G0412 0874			SACL	CTLR2H	G0453			, , , , , , , , , , , , , , , , , , , ,
	G0413 0875			LDPK	0	G0454 08A0 CAF0		LACK	>00F0
	G0414 0876			LST	STSO * restore data page pointer	G0455 08A1 4E8C		AND	*,4
	G0415 0877 G0416	CE 26		RET		G0456 08A2 4D0A		OR	COLORL
23.	G0417 0878	FFRO	LCRACE		LE0	G0457 08A3 6080		SACL	*
	0879		LODAGE	В	LEU	G0458 08A4 200C G0459 08A5 6080		LAC SACL	COLOR2
≻	G0418 087A			В	LEI	G0460 08A6 6080		SACL	•
ਨੂ	087B	08A0		_		G0461 08A7 6088		SACL	*,0,0
ap.	G0419 087C	FF80		В	LE2	G0462 08A8 CE26		RET	7-7-
Graphics	087D					G0463	•		
	G0420 087E			В	LE3	G0464	•	WRITE 6	S PIXELS LEFT OF BLOCK
Implementation	087F					G0465	•		(2 UNWRITTEN PIXELS)
ple	G0421 0880 0881			В	LE4	G0466	•		10 0 1 1 1 1 1 1 1 0 0 0 V/C   DI OOVC
ğ	G0422 0882			В	LE5	G0467 G0468			? ? * * * * *   8 PIXEL BLOCKS
ä	0883			U	CES	G0469 08A9 558C	1 F 2	LARP	AR4
₽.	G0423 0884			В	LE6	G0470 08AA 200C		LAC	COLOR2
	0885					G0471 08AB 6080		SACL	•
Using	G0424 0886			В	LE7	G0472 08AC 6080		SACL	•
Si.	0887	08C7	_			G0473 08AD 6088		SACL	*,0,0
90	G0425			_		G0474 08AE CE26	_	RET	
the	G0426 0888 0889		KORASE	В	RE0	G0475	•		- DIVELS   SET OF BLOCK
	G0427 088A			В	RE1	G0476 G0477	:	WRITE	5 PIXELS LEFT OF BLOCK (3 UNWRITTEN PIXELS)
Ζ	088B				WE I	G0477 G0478	•		(3 UNWRITTEN PIXELS)
္သ	G0428 088C			В	RE2	G0478 G0479			!? ? ? * * * * *! 8 PIXEL BLOCKS!
TMS32020	088D	08D5				G0480			1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
	G0429 088E			В	RE3	G0481 08AF CAF0	LE3	LACK	>00F0
and	088F					G0482 08B0 4E8C		AND	*,4
	G0430 0890			В	RE4	G0483 08B1 4D0A		OR	COLORL
₹	0891				ner.	G0484 08B2 6080		SACL	•
TMS3406	G0431 0892 0893			В	RE5	G0485 08B3 200C		LAC	COLOR2
34	G0432 0894			В	RE6	G0486 08B4 6080 G0487 08B5 6088		. SACL SACL	*,0,0
<u>6</u>	0895			-		G0488 08B6 CE26		RET	1010
_						-7.00 0000 0020			

TMS32020 - TMS3	4061 DE	MONSTRATION		PAGE 0051	TMS32020 -	TMS34	1061 DEI	MONSTRATIC	IN			PAGE
G0489					G0546							
G0490		WOITE A PIXELS	LEFT OF BLOCK		G0547			UDITE 2	DIVELS	RIGHT OF BI	OCK	
G0491			RITTEN PIXELS)		G0548			WILL E		ITTEN PIXE		
G0491 G0492		(+ 0111	antitien (TALLS)		G0549				(O DINNE	I I I EN FIXE	23)	
G0492 G0493		12 2 2	? * * * *! 8 PIXEL	BLOCKET	G0550				IR DIVE	BLOCKS !		2 2 2 21
G0494		1	, o FIACE	BEOCKS 1	G0551				10 FIXE	. blocks ,		1 1 1 1,
G0495 08B7 558C	LEA	LARP AR4			G0552 08D2	2000	DE 1	LAC	COLOR2			
G0496 08B8 200C		LAC COLOR2	,		G0552 08D3		AL I	SACL	*,0,0			
G0497 08B9 6080		SACL *			G0554 08D4			RET	,0,0			
G0497 0009 0000 G0498 08BA 6088		SACL *,0,0			G0555	CLZO		KL I				
G0499 08BB CE26		RET			G0556			WRITE 3	PIXELS	RIGHT OF BI	OCK	
G0500					G0557					TTEN PIXE		
G0501		WRITE 3 PIXELS	LEFT OF BLOCK		G0558				(5 OHAR	TILL FIXE	-5,	
G0502			RITTEN PIXELS)		G0559				IS DIVE	BLOCKS ;		2 2 2 21
G0502		(3 0/11	WITTEN TIALEST		G0560				10 I IAL	DEOCKS ,	•	
G0504		!? ? ?	? ? ? * * *; 8 PIXEL	BLOCKS!	G0561 0805	2000	RF2	LAC	COLOR2			
G0505		1	I O FINEL	0000.101	G0562 08D6		ALL	SACL	*,0,3			
G0506 08BC CAF0	LE5	LACK >00F0			G0563 08D7			LACK	>000F			
G0507 08BD 4E8C		AND *,4			G0564 08D8			AND	*.4			
G0508 08BE 4D0A		OR COLORL			G0565 08D9			OR	COLORH			
G0509 08BF 6080		SACL *			G0566 08DA			SACL	*,0,0			
G0510 08C0 200C		LAC COLOR2	,		G0567 08DB			RET	,,,,			
G0511 08C1 6088		SACL *,0,0			G0568							
G0512 08C2 CE26		RET			G0569			WRITE 4	PIXELS	RIGHT OF B	OCK	
G0513	•				G0570					TTEN PIXE		
G0514	•	WRITE 2 PIXELS	LEFT OF BLOCK		G0571						,	
G0515			RITTEN PIXELS)		G0572		•		!8 PIXE	BLOCKS !		7 7 7 7!
G0516		,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,		G0573				,	,		
G0517		17 7 7	? ? ? ? * *! 8 PIXEL	BLOCKS!	G0574 08DC	200C	RE3	LAC	COLOR2			
G0518					G0575 08DD			SACL	•			
G0519 08C3 558C	LE6	LARP AR4			G0576 08DE			SACL	*,0,0			
G0520 08C4 200C		LAC COLOR2	2		G0577 08DF			RET				
G0521 08C5 6088		SACL *,0,0			G0578							
G0522 08C6 CE26		RET			G0579		*	WRITE 5	PIXELS I	RIGHT OF BI	_OCK	
G0523					G0580				(3 UNWR	ITTEN PIXE	.5)	
G0524	•	WRITE 1 PIXELS	LEFT OF BLOCK		G0581		•					
G0525	•	(7 UNI	RITTEN PIXELS)		G0582		•		18 PIXE	BLOCKS !		* 7 7 7!
G0526	*				G0583		•					
G0527	•	17 7 7	? ? ? ? ? *  8 PIXEL	BLOCKS!	G0584 08E0		RE4	LAC	COLOR2			
G0528	•				G0585 08E1			SACL	•			
G0529 08C7 CAF0		LACK >00F0			G0586 08E2			SACL	*,0,3			
G0530 08C8 4E8C		AND *,4			G0587 08E3			LACK	>000F			
G0531 08C9 4D0A		OR COLORL	•		G0588 08E4			AND	*,4			
G0532 08CA 6088		SACL *,0,0			G0589 08E5			OR	COLORH			
G0533 08CB CE26		RET			G0590 08E6			SACL	*,0,0			
G0534	•				G0591 08E7	CE26		RET				
G0535	•		RIGHT OF BLOCK		G0592		•					
G0536	•	(7 UNI	RITTEN PIXELS)		G0593		•	WRITE 6		RIGHT OF B		
G0537	:				G0594		•		(2 UNWR	ITTEN PIXE	L5)	
G0538	-	(8 PI)	KEL BLOCKS   * ? ? ?	1 1 1 71	G0595		•					
G0539		1.100 15-			G0596		•		18 PIXE	. BLOCKS !		• • ? ?!
G0540 08CC 558B		LARP AR3			G0597		•					
G0541 08CD CA0F		LACK >000F			G0598 08E8		RE5	LAC	COLOR2			
G0542 08CE 4E8C		AND *,4			G0599 08E9			SACL	•			
G0543 08CF 4D0B		OR COLORI	1		G0600 08EA			SACL	•			
G0544 08D0 6088		SACL *,0,0			G0601 08EB			SACL	*,0,0			
G0545 08D1 CE26		RET			G0602 08EC	CF 26		RET				

```
G0603
G0604
                        WRITE 7 PIXELS RIGHT OF BLOCK
G0605
                                (I UNWRITTEN PIXELS)
G0606
G0607
                                18 PIXEL BLOCKS ! * * * * * * ?!
G0608
G0609 08ED 200C RE6
                        LAC
                                COLOR2
G0610 08EE 6080
                        SACL
G0611 08EF 6080
                        SACL
G0612 08F0 608B
                        SACL
                                *,0,3
G0613 08F1 CA0F
                        LACK
                                >000F
G0614 08F2 4E8C
                        AND
                                *.4
G0615 08F3 4D0B
                        OR
                                COLORH
G0616 08F4 6088
                        SACL
                                *,0,0
G0617 08F5 CE26
                        RET
G0618
G0619
                        WRITE 8 PIXELS RIGHT OF BLOCK
G0620
                                (0 UNWRITTEN PIXELS)
G0621
G0622
                                G0623
G0624 08F6 200C RF7
                        LAC
                                COLOR2
G0625 08F7 6080
                        SACL
G0626 08F8 6080
                                .
                        SACI
G0627 08F9 6080
                        SACL
G0628 08FA 6088
                        SACL
                                *.0.0
G0629 08FB CE26
                        RET
8000
                        COPY
                                CUBER. ASM
```



AR2, NRMPTS+DP6

AR2

LRLK

LARP

H0056 08FC D200

08FD 0347 H0057 08FE 558A

23. A	GRAPHIC TMS32020 -				SSEMBLER PC 1.0 N	85.157 15:17:30 12-05-85 PAGE 0055	GRAPHIC TMS32020 -				SSEMBLER PC 1.	0 85.157	15:17:30 12-05-85 PAGE 0056
0	H0058 08FF	CB17		RPTK	23		H0104 0930	20A0		LAC	*+		
7	H0059 0900			BLKP	VRTICS,*+	* transfer the normalized	H0105 0931			SACL	Y	* fetch	the y coordinate
된				DEN	*K1103, 1	Cranster the normattized	H0106 0932			LAC	*+		the y cool amate
Graphics		0B73	_				H0107 0933			SACL	z	* 6-4-4	*h
S	H0060		•			<ul> <li>points to data memory</li> </ul>							the z coordinate
	H0061	0902	CUBER2	EQU	\$		H0108 0934			SACL	ZR		affected by rotation
#	H0062 0902	558A		LARP	AR2		H0109 0935	FE80		CALL	ROTZ	* rotate	the vertex
ĕ	H0063 0903	D200		LRLK	AR2,C11+DP4		0936	0962					
Ħ		0216					H0110 0937	FF80		CALL	MTRX4	* annly	viewpoint matrix
Implementation	H0064 0905			RPTK	11			0973					
듅					CMTRX.*+	* load the viewpoint matrix	H0111 0939			CALL	PRJCTN		ct the vertex
즟.	H0065 0906			BLKP	CHIRA,-+	- road the viewpoint matrix				CALL	PROCIN	- projec	c the vertex
2		OB8B						0993					
_	H0066 0908	C804		LDPK	4		H0112 093B			LARP	AR3		
Using	H0067 0909	D001		LALK	COSTBL		H0113 093C	2000		LAC	XP		
.5	090A	DAAD					H0114 093D	60A0		SACL	*+	* store	the X screen address
0.0	H0068 0908			SACL	COS	* initialize the COS address	H0115 093E	2001		LAC	YP		
the	H0069 0900			LALK	SINTBL	THE TOTAL CHE GOO GOOD COS	H0116 093F			SACL	*+,0,0	* store	the Y screen address
				LALK	STATEL		H0117 0940			BANZ	CLOOP1,*-,2		ertices processed?
=		0A6D								DANZ	CLOOP1,, 2	" all Ve	er tices processed:
5	H0070 090E			SACL	SIN	<ul> <li>initialize the SINE addres</li> </ul>		092E	_				
$\mathcal{S}$	H0071 090F	CA04		LACK	RATE		H0118		•				
TMS32020	H0072 0910	6028		SACL	THETA	<ul> <li>load the rate of rotation</li> </ul>	H0119		*	CUBE DI	SPLAY		
ಶ	H0073 0911			LRLK	AR2,VSX+DP4		H0120		•				
0		0222					H0121 0942	CAOO		ZAC			
ar	H0074 0913			RPTK	3		H0122 0943			CALL	CLEAR	* clear	the screen
Ē.						* *		04DC		CALL	CELAN	Cicai	the sereen
-	H0075 0914			BLKP	SCALE,*+	<ul> <li>load the projection matrix</li> </ul>					DI 0.T		
Z	0915	0B97					H0123 0945			CALL	PLOT	* draw t	the cube
S	H0076 0916	C806		LDPK	6		0946	09B3					
and TMS34061	H0077 0917	2B2E		LAC	ONE6,11		H0124						
0	H0078 0918			SACL	NUMRBR	* numerator = >0800	U012E		_	DOTATIO			
							HU123		-	KUTATIU	N MATRIX UPDATE		
61						11dille1 aco1 = 70000	H0125 H0126			RUTATIO	N MAIRIX UPDAIL		
61	H0079 0919	D000		LRLK	ARO, RPTCNT	Hallet 8:01 = 70000	H0126	C804	•				
61	H0079 0919 0914		_			Humer acor = 20000	H0126 H0127 0947		:	LDPK	4		
61	H0079 0919 0914 H0080	D000	•	LRLK	AR0,RPTCNT		H0126 H0127 0947 H0128 0948	2026	:	LDPK LAC	4 SIN		
61	H0079 0919 0914 H0080 H0081	D000		LRLK	AR0,RPTCNT	ISPLAY CONTROL LOOP	H0126 H0127 0947 H0128 0948 H0129 0949	2026 0028	;	LDPK LAC ADD	4 SIN THETA		
61	H0079 0919 0914 H0080	D000		LRLK	AR0,RPTCNT		H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A	2026 0028 6026	•	LDPK LAC ADD SACL	4 SIN THETA SIN		e sine angle address
61	H0079 0919 0914 H0080 H0081	D000 0400	* * CTLOOP	CUBE MO	AR0,RPTCNT		H0126 H0127 0947 H0128 0948 H0129 0949	2026 0028 6026	•	LDPK LAC ADD	4 SIN THETA		e sine angle address
61	H0079 0919 0914 H0080 H0081 H0082 H0083 0918	D000 0400	CTLOOP	CUBE MO	ARO,RPTCNT  DIFICATION AND D  ARO,SAVARO		H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A H0131 094B	2026 0028 6026	•	LDPK LAC ADD SACL	4 SIN THETA SIN		e sine angle address
61	H0079 0919 0914 H0080 H0081 H0082 H0083 0918 H0084 0910	0400 0400 702F	* * CTLOOP	CUBE MO	ARO,RPTCNT  DIFICATION AND D  ARO,SAVARO	ISPLAY CONTROL LOOP	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A H0131 094B	2026 0028 6026 D003 086C	•	LDPK LAC ADD SACL SBLK	4 SIN THETA SIN ENDTBL		e sine angle address
61	H0079 0918 0918 H0080 H0081 H0082 H0083 0918 H0084 0910 0910	702F D200	* * CTLOOP	CUBE MO	ARO,RPTCNT DDIFICATION AND D ARO,SAVARO AR2,NRMPTS+DP6	ISPLAY CONTROL LOOP	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A H0131 094B 094C	2026 0028 6026 0003 086C F280	•	LDPK LAC ADD SACL	4 SIN THETA SIN		e sine angle address
61	H0079 0918 H0080 H0081 H0082 H0083 0918 H0084 0910 0910 H0085 0918	702F D200 0347	CTLOOP	CUBE MO	ARO,RPTCNT  DIFICATION AND D  ARO,SAVARO	ISPLAY CONTROL LOOP	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A H0131 094B 094C H0132 094D	2026 0028 6026 0003 086C F280 0952	•	LDPK LAC ADD SACL SBLK BLEZ	4 SIN THETA SIN ENDTBL	* update	-
61	H0079 0918 H0080 H0081 H0082 H0083 0918 H0084 0910 0910 H0085 0918	702F D200 0347 D300 035F	* * CTLOOP	CUBE MO SAR LRLK LRLK	ARO,RPTCNT DIFFICATION AND D ARO,SAVARO ARZ,NRMPTS+DP6 AR3,DSPPTS+DP6	ISPLAY CONTROL LOOP	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A H0131 094B 094C H0132 094D 094E H0133 094F	2026 0028 6026 0003 086C F280 0952 0002	•	LDPK LAC ADD SACL SBLK	4 SIN THETA SIN ENDTBL	* update	e sine angle address to beginning of tabl
61	H0079 0918 H0080 H0081 H0082 H0083 0918 H0084 0910 0918 H0085 0918 H0086 0920	702F D200 0347 D300 035F D400	CTLOOP	CUBE MO	ARO,RPTCNT DDIFICATION AND D ARO,SAVARO AR2,NRMPTS+DP6	ISPLAY CONTROL LOOP	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 0948 094C H0132 094D 094E H0133 094F	2026 0028 6026 D003 0B6C F280 0952 D002 0A6D	•	LDPK LAC ADD SACL SBLK BLEZ	4 SIN THETA SIN ENDTBL DOCOS SINTBL	* update	-
61	H0079 0918 0918 H0080 H0081 H0082 H0083 0918 H0084 0910 0910 H0085 0918 0920 H0086 0920	702F D200 0347 035F D400 0347	CTLOOP	CUBE MO SAR LRLK LRLK LRLK	ARO,RPTCNT  DDIFICATION AND D  ARO,SAVARO AR2,NRHPTS+DP6  AR3,DSPPTS+DP6  AR4,NRHPTS+DP6	ISPLAY CONTROL LOOP	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A H0131 0940 094C H0133 094F H0133 094F 0950	2026 0028 6026 D003 0B6C F280 0952 D002 0A6D 6026		LDPK LAC ADD SACL SBLK BLEZ ADLK SACL	4 SIN THETA SIN ENDTBL DOCOS SINTBL	* update	-
61	H0079 0918 H0080 H0081 H0082 H0083 0918 H0084 0910 0918 H0085 0918 H0086 0920	702F D200 0347 035F D400 0347	CTLOOP	CUBE MO SAR LRLK LRLK	ARO,RPTCNT DIFFICATION AND D ARO,SAVARO ARZ,NRMPTS+DP6 AR3,DSPPTS+DP6	ISPLAY CONTROL LOOP	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A H0131 094B 094C H0132 094F 0950 H0134 0951 H0135 0952	2026 0028 6026 0003 086C F280 0952 0002 0A6D 6026		LDPK LAC ADD SACL SBLK BLEZ ADLK SACL LAC	4 SIN THETA SIN ENDTBL DOCOS SINTBL SIN COS	* update	-
61	H0079 0918 H0080 H0081 H0082 H0083 0918 H0084 0916 0917 H0086 0926 0921 H0087 0927	702F D200 0347 D300 035F D400 0347 C007	CTLOOP	CUBE MO SAR LRLK LRLK LRLK	ARO,RPTCNT  DDIFICATION AND D  ARO,SAVARO AR2,NRHPTS+DP6  AR3,DSPPTS+DP6  AR4,NRHPTS+DP6	ISPLAY CONTROL LOOP	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A H0131 0940 094C H0133 094F H0133 094F 0950	2026 0028 6026 0003 086C F280 0952 0002 0A6D 6026		LDPK LAC ADD SACL SBLK BLEZ ADLK SACL	4 SIN THETA SIN ENDTBL DOCOS SINTBL	* update	-
61	H0079 0915 H0080 H0081 H0082 H0083 091E H0084 091C H0085 091E H0086 092C 0921 H0087 0922 H0088 0923	702F D200 0347 D300 035F D400 0347 C007 C804	CTLOOP	CUBE MO SAR LRLK LRLK LRLK LARK LDPK	ARO, RPTCNT  DDIFICATION AND D  ARO, SAVARO AR2, NRMPTS+DP6  AR4, NRMPTS+DP6  AR0, 7  4	ISPLAY CONTROL LOOP  • initialize indirect access	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A H0131 094B 094C H0133 094F H0133 094F H0134 0951 H0135 0952 H0136 0953	2026 0028 6026 0003 086C F280 0952 0002 0A6D 6026 2027		LDPK LAC ADD SACL SBLK BLEZ ADLK SACL LAC	4 SIN THETA SIN ENDTBL DOCOS SINTBL SIN COS	• update • reset	to beginning of tabl
61	H0080 H0081 H0082 H0083 H0084 H0084 H0084 H0084 H0085 H0086 H0086 H0086 H0086 H0088	702F D200 0347 D300 0347 D300 035F D400 0347 C007 C804	CTLOOP	CUBE MO SAR LRLK LRLK LRLK LARK LARK LDPK LAC	ARO,RPTCNT DDIFICATION AND D ARO,SAVARO AR2,NRMPTS+DP6 AR3,DSPPTS+DP6 AR4,NRMPTS+DP6 AR0,7 4 COS	ISPLAY CONTROL LOOP	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 0944 H0131 0946 H0132 0940 0946 H0133 094F 0950 H0134 0951 H0135 0952 H0136 0953	2026 0028 6026 D003 086C F280 0952 D002 0A6D 6026 2027		LDPK LAC ADD SACL SBLK BLEZ ADLK SACL LAC ADD SACL	4 SIN THETA SIN ENDTBL DOCOS SINTBL SIN COS THETA COS	• update • reset	-
61	H0080 0915 0916 H0081 H0081 H0083 0916 H0084 0910 0916 H0085 0916 H0086 0920 H0088 0922 H0089 0922 H0099 0925 H0099 0925 0916 H0089 0925 H0089	702F D200 0347 D300 035F D400 0347 C007 C007 C804 2027	CTLOOP	CUBE MO SAR LRLK LRLK LRLK LARK LARK LDPK LAC TBLR	ARO,RPTCNT  DDIFICATION AND D  ARO,SAVARO AR2,NRMPTS+DP6  AR3,DSPPTS+DP6  AR4,NRMPTS+DP6  AR0,7  4  COS RII	ISPLAY CONTROL LOOP  • initialize indirect access	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 0948 H0131 0948 H0132 0940 0946 H0133 094F H0133 094F H0134 0951 H0135 0952 H0136 0953 H0137 0954	2026 0028 6026 D003 086C F280 0952 D002 0A6D 6026 2027 0028 6027 D003		LDPK LAC ADD SACL SBLK BLEZ ADLK SACL LAC ADD	4 SIN THETA SIN ENDTBL DOCOS SINTBL SIN COS THETA	• update • reset	to beginning of tabl
61	H0079 0915 H0080 H0081 H0082 0916 H0083 0918 H0084 0917 H0085 0918 H0086 0927 H0087 0927 H0088 0927 H0089 0928 H0090 0929 H0090 0929	702F : 702F : D200 : 0347 : D300 : 035F   D400   0347 : C007   C804   2027   5812   5815	CTLOOP	CUBE MO SAR LRLK  LRLK  LRLK  LARK LDPK LAC TBLR TBLR	ARO,RPTCNT  DDIFICATION AND D  ARO,SAVARO AR2,NRMPTS+DP6  AR3,DSPPTS+DP6  AR4,NRMPTS+DP6  AR0,7  4  COS R11 R22	ISPLAY CONTROL LOOP  • initialize indirect access	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 0944 H0131 0948 H0132 0940 H0132 0940 H0133 0946 H0134 0951 H0135 0952 H0136 0953 H0137 0954 H0138 0955	2026 0028 6026 0003 0086 F280 0952 0002 0A6D 6026 2027 0028 6027 0028	DOCOS	LDPK LAC ADD SACL SBLK BLEZ ADLK SACL LAC ADD SACL SBLK	4 SIN THETA SIN ENDTBL DOCOS SINTBL SIN COS THETA COS ENDTBL	• update • reset	to beginning of tabl
61	H0081 H0081 H0082 H0083 H0084 H0084 H0085 H0085 H0086 H0086 H0086 H0086 H0087	702F D200 0347 D300 0347 D300 0347 C007 C804 2027 5812 5815 2026	CTLOOP	CUBE MO SAR LRLK  LRLK  LRLK  LARK LDPK LAC TBLR TBLR LAC	ARO, RPTCNT  ARO, SAVARO AR2, NRMPTS+DP6  AR3, DSPPTS+DP6  AR4, NRMPTS+DP6  AR0, 7  4  COS R11 R22 S1N	ISPLAY CONTROL LOOP  • initialize indirect access	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A H0131 094B H0132 0940 0946 H0133 094F 0950 H0133 0955 H0136 0953 H0137 0954 H0138 0955 H0139 0957	2026 0028 6026 0003 0860 F280 0952 0002 0A6D 6026 2027 0028 6027 0028 6027	DOCOS	LDPK LAC ADD SACL SBLK BLEZ ADLK SACL LAC ADD SACL	4 SIN THETA SIN ENDTBL DOCOS SINTBL SIN COS THETA COS	• update • reset	to beginning of tabl
61	H0079 0915 H0080 H0081 H0082 H0083 0916 H0085 0916 H0086 0926 0921 H0087 0922 H0088 0923 H0090 0925 H0091 0926 H0091 0926 H0092 0927	702F 2020 0347 0300 0347 0300 0347 2007 2007 5812 5812 2026 5814	CTLOOP	CUBE MO SAR LRLK  LRLK  LRLK  LACK  LBLR  TBLR  TBLR  TBLR  TBLR  TBLR	ARO,RPTCNT  DDIFICATION AND D  ARO,SAVARO AR2,NRMPTS+DP6  AR3,DSPPTS+DP6  AR4,NRMPTS+DP6  AR0,7  4  COS R11 R22	ISPLAY CONTROL LOOP  • initialize indirect access	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A H0131 094B H0132 0940 H0132 0946 H0133 094F H0135 0955 H0136 0953 H0137 0956 H0139 0957 H0139 0957 H0139 0957	2026 0028 6026 D003 086C F280 0952 D002 0A60 6026 2027 0028 6027 D003 086C F280	DOCOS	LOPK LAC ADD SACL SBLK  BLEZ  ADLK  SACL LAC ADD SACL SBLK  BLEZ	4 SIN THETA SIN ENDTBL DOCOS SINTBL SIN COS ENDTBL NXTROT	• update • reset • update	to beginning of tabl
61	H0081 H0081 H0082 H0083 H0084 H0084 H0085 H0085 H0086 H0086 H0086 H0086 H0087	702F 2020 0347 0300 0347 0300 0347 2007 2007 5812 5812 2026 5814	CTLOOP	CUBE MO SAR LRLK  LRLK  LRLK  LARK LDPK LAC TBLR TBLR LAC	ARO,RPTCNT  DDIFICATION AND D  ARO,SAVARO AR2,NRMPTS+DP6  AR3,DSPPTS+DP6  AR4,NRMPTS+DP6  AR0,7 4 COS RII R22 SIN R12	ISPLAY CONTROL LOOP  • initialize indirect access	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A H0131 094B H0132 0940 H0133 094F H0133 094F H0135 0952 H0136 0953 H0137 0954 H0138 0955 H0139 0957 0956	2026 0028 6026 6026 5086C F280 0952 D002 0A6D 6026 2027 0028 6027 D003 086C F280 095C	DOCOS	LDPK LAC ADD SACL SBLK BLEZ ADLK SACL LAC ADD SACL SBLK	4 SIN THETA SIN ENDTBL DOCOS SINTBL SIN COS THETA COS ENDTBL	• update • reset • update	to beginning of tabl
61	H0079 0915 H0080 H0081 H0082 H0083 0916 H0085 0916 H0086 0926 0921 H0087 0922 H0088 0923 H0090 0925 H0091 0926 H0091 0926 H0092 0927	702F D200 0347 0347 035F D400 0347 C007 5812 5812 5815 2026 3 5814 CA00	CTLOOP	CUBE MO SAR LRLK  LRLK  LRLK  LACK  LBLR  TBLR  TBLR  TBLR  TBLR  TBLR	ARO, RPTCNT  ARO, SAVARO AR2, NRMPTS+DP6  AR3, DSPPTS+DP6  AR4, NRMPTS+DP6  AR0, 7  4  COS R11 R22 S1N	ISPLAY CONTROL LOOP  • initialize indirect access	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A H0131 094B H0132 0940 H0133 094F H0133 094F H0135 0952 H0136 0953 H0137 0954 H0138 0955 H0139 0957 0956	2026 0028 6026 D003 086C F280 0952 D002 0A60 6026 2027 0028 6027 D003 086C F280	DOCOS	LOPK LAC ADD SACL SBLK  BLEZ  ADLK  SACL LAC ADD SACL SBLK  BLEZ	4 SIN THETA SIN ENDTBL DOCOS SINTBL SIN COS THETA COS ENDTBL	• update • reset • update	to beginning of tabl
61	H0079 0918 H0080 H0081 H0082 H0083 0918 H0085 0918 H0085 0918 H0086 0922 H0087 0922 H0089 0922 H0091 0928 H0091 0928 H0091 0928 H0093 0928 H0094 0928 H0094 0928 H0094 0928	702F 702F 702O 70300 70300 7035F 70300 7035F 70300 7035F 70300 7035F 70300 7035F 70300 7035F 70300 7035F 70300 7035F 70300 70300 7035F 70300 7035F 70300 7035F 70300 7035F 70300 7035F 70300 703	CTLOOP	LRLK  CUBE MO SAR LRLK  LRLK  LRLK  LRLK  LARK LDPK LAC TBLR TBLR TBLR ZAC SUB	ARO,RPTCNT  DDIFICATION AND D  ARO,SAVARO AR2,NRMPTS+DP6  AR3,DSPPTS+DP6  AR4,NRMPTS+DP6  AR0,7 4 COS RII R22 SIN RI2 R12	ISPLAY CONTROL LOOP  • initialize indirect access	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A H0131 094B H0132 0940 H0133 094F H0133 094F H0135 0952 H0136 0953 H0137 0954 H0138 0955 H0139 0957 0956	2026 0028 6026 5003 0086C F280 0952 D002 0A6D 6026 2027 0028 6027 0003 086C F280 095C D002 006C	DOCOS	LOPK LAC ADD SACL SBLK  BLEZ  ADLK  SACL LAC ADD SACL SBLK  BLEZ	4 SIN THETA SIN ENDTBL DOCOS SINTBL SIN COS THETA COS ENDTBL	• update • reset • update	to beginning of tabl
61	H0079 0918 H0080 H0081 H0082 H0083 0918 H0084 0910 H0085 0918 H0086 0928 H0087 0928 H0088 0928 H0089 0928 H0090 0928 H0091 0928 H0091 0928 H0092 0928 H0094 0928 H0095 0928 H0095 0928	702F D200 03400 702F D200 0347 D300 035F D400 0347 C007 C804 2027 5812 5815 2026 35814 CA00 1014 6013	CTLOOP	CUBE MO SAR LRLK LRLK LRLK LARK LDPK LAC TBLR TBLR TBLR ZAC SUBSACL	ARO,RPTCNT  DDIFICATION AND D  ARO,SAVARO AR2,NRMPTS+DP6  AR3,DSPPTS+DP6  AR4,NRMPTS+DP6  AR0,7 4 COS R11 R22 S1N R12 R21 R12 R21	ISPLAY CONTROL LOOP  • initialize indirect access	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A H0131 094B H0132 094D H0132 094D H0133 094F H0133 094F H0135 0952 H0136 0953 H0136 0953 H0140 0959 H0140 0959 H0140 0959	2026 0028 6026 5000 5086 5280 0952 0046 6027 0028 6027 0028 6027 0055 0055 0055 0055 0055 0055 0055 0	DOCOS	LOPK LAC ADD SACL SBLK BLEZ ADLK SACL LAC ADD SACL SBLK BLEZ ADLK ADD SACL SBLK BLEZ ADLK	4 SIN THETA SIN ENDTBL DOCCOS SINTBL SIN COS THETA COS ENDTBL NXTROT	• update • reset • update	to beginning of tabl
61	H0079 0918 H0080 H0081 H0082 H0083 0918 H0084 0910 H0085 0918 H0086 0922 H0087 0922 H0091 0928 H0090 0928 H0091 0928 H0093 0928 H0094 0929 H0095 0928 H0096 0928 H0097 0928 H0097 0928 H0097 0928 H0097 0928 H0097 0928	702F 702F 702F 70347 0347 035F 0400 0347 2027 5812 5815 2024 5815 2024 6 6013 6 6013 6 6013	CTLOOP	CUBE MO SAR LRLK  LRLK  LRLK  LARK LDPK LAC TBLR TBLR TBLR TBLR CAC TBLR SUB SAC LLOPK	ARO,RPTCNT  ARO,SAVARO ARO,SAVARO AR2,NRMPTS+DP6  AR3,DSPPTS+DP6  AR4,NRMPTS+DP6  AR0,7 4 COS RII R22 SIN R12 R12 R21 6	ISPLAY CONTROL LOOP  • initialize indirect access	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 0948 H0131 0948 H0132 0940 H0132 0940 H0133 0945 H0135 0955 H0136 0953 H0137 0956 H0139 0957 0956 H0140 0959 H0141 0958 H0141 0958	2026 0028 6026 D003 086C F280 0952 D002 0A6D 6026 2027 0028 6027 003 086C F280 095C 0003 095C	DOCOS	LDPK LAC ADD SACL SBLK BLEZ ADLK SACL LAC ADD SACL SBLK BLEZ ADLK SACL SBLK	4 SIN THETA SIN ENDTBL DOCOS SINTBL SIN COS ENDTBL NXTROT SINTBL COS 6	• update • reset • update	to beginning of tabl
61	H0080 0918 0918 0918 0918 0918 0918 0918	702F 702F 702F 70347 0347 035F 0400 0347 2027 5812 5815 2024 5815 2024 6 6013 6 6013 6 6013	CTLOOP	CUBE MO SAR LRLK LRLK LRLK LARK LDPK LAC TBLR TBLR TBLR ZAC SUBSACL	ARO,RPTCNT  DDIFICATION AND D  ARO,SAVARO AR2,NRMPTS+DP6  AR3,DSPPTS+DP6  AR4,NRMPTS+DP6  AR0,7 4 COS R11 R22 S1N R12 R21 R12 R21	ISPLAY CONTROL LOOP  • initialize indirect access	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 094A H0131 094A H0132 094D H0132 0956 H0134 0951 H0135 0952 H0136 0953 H0137 0954 H0138 0955 H0139 0957 H0141 0958 H0140 0959 H0141 0958 H0142 0950	2026 0028 6026 6026 D003 086C F280 0952 D002 0A6D 6026 2027 0028 6027 D003 086C F280 095C D002 0A6D 6026 F280	DOCOS	LDPK LAC ADD SACL SBLK BLEZ ADLK SACL LAC ADD SACL SBLK BLEZ ADLK SACL LDPK LAPK	4 SIN THETA SIN ENDTBL DOCOS SINTBL SIN COS ENDTBL NXTROT SINTBL COS 6 ARO, SAVARO	• update • reset • update	to beginning of tabl
61	H0079 0918 H0080 H0081 H0082 H0083 0918 H0084 0910 H0085 0918 H0086 0921 H0087 0922 H0089 0922 H0090 0928 H0090 0928	702F 702F 702F 70347 0347 035F 0400 0347 2027 5812 5815 2024 5815 2024 6 6013 6 6013 6 6013	CTLOOP	CUBE MO SAR LRLK  LRLK  LARK LARK LAPK LAC TBLR LAC TBLR LAC SUB SACL LOPK LARP	ARO,RPTCNT  DDIFICATION AND D  ARO,SAVARO AR2,NRMPTS+DP6  AR3,DSPPTS+DP6  AR4,NRMPTS+DP6  AR0,7 4 COS RII R22 SIN R12 R12 R21 6 AR2	ISPLAY CONTROL LOOP  • initialize indirect access  • update the rotation matrix	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 0948 H0131 0948 H0132 0940 H0132 0940 H0133 0955 H0135 0955 H0137 0958 H0139 0957 0956 H0140 0959 H0141 0958 H0141 0958 H0143 0955 H0143 0955	2026 0028 6026 D003 086C F280 0952 D002 0A6D 6026 2027 0028 6027 D003 086C F280 095C D003 095C D002 0460 095C D002 0460 095C	DOCOS	LDPK LAC ADD SACL SBLK BLEZ ADLK SACL LAC SBLK BLEZ ADLK SACL LDFK LARP	4 SIN THETA SIN ENDTBL DOCOS SINTBL SIN COS ENDTBL NXTROT SINTBL COS 6 ARO, SAVARO ARO	• reset • reset • reset	to beginning of table cosine angle addres
61	H0079 0918 H0080 1 H0080 1 H0082 H0083 0918 H0084 0910 H0085 0918 H0086 0922 H0089 0922 H0090 0922 H0091 0926 H0091 0926 H0097 0926 H0099 H0090 0929 H0090 0929 H0091 0926 H0091 0926 H0091 0926 H0091 0926 H0092 0927 H0093 0928 H0094 0928 H0095 0929 H0096 0928 H0097 0926 H0098 0928 H0099 H0099	702F 702F 702F 70347 0347 035F 0400 0347 2027 5812 5815 2024 5815 2024 6 6013 6 6013 6 6013	CTLOOP	CUBE MO SAR LRLK  LRLK  LARK LARK LAPK LAC TBLR LAC TBLR LAC SUB SACL LOPK LARP	ARO,RPTCNT  ARO,SAVARO ARO,SAVARO AR2,NRMPTS+DP6  AR3,DSPPTS+DP6  AR4,NRMPTS+DP6  AR0,7 4 COS RII R22 SIN R12 R12 R21 6	ISPLAY CONTROL LOOP  • initialize indirect access  • update the rotation matrix	H0126 H0127 0947 H0128 0948 H0130 0948 H0130 0948 H0131 0948 H0132 0946 H0133 0946 H0133 0955 H0134 0951 H0138 0955 H0139 0957 H0139 0957 H0140 0959 H0141 0958 H0141 0958 H0141 0958 H0142 0950 H0144 0950 H0144 0950	2026 0028 6026 D003 086C F280 0952 D002 0A6D 6026 2027 D003 086C F280 0952 0002 0002 0002 0002 0002 0002 000	DOCOS	LDPK LAC ADD SACL SBLK BLEZ ADLK SACL LAC ADD SACL SBLK BLEZ ADLK SACL LDPK LAPK	4 SIN THETA SIN ENDTBL DOCOS SINTBL SIN COS ENDTBL NXTROT SINTBL COS 6 ARO, SAVARO	• reset • reset • reset	to beginning of tabl
61	H0079 0918 H0080 H0081 H0082 H0083 0918 H0084 0910 H0085 0918 H0086 0921 H0087 0922 H0089 0922 H0090 0928 H0090 0928	702F 702F 702F 70347 0347 035F 0400 0347 2027 5812 5815 2024 5815 2024 6 6013 6 6013 6 6013	CTLOOP	CUBE MO SAR LRLK  LRLK  LARK LARK LAPK LAC TBLR LAC TBLR LAC SUB SACL LOPK LARP	ARO,RPTCNT  DDIFICATION AND D  ARO,SAVARO AR2,NRMPTS+DP6  AR3,DSPPTS+DP6  AR0,7 4 COS R11 R22 S1N R12 R12 R12 R12 R12 R12 R12 R14 MDDIFICATION OF	ISPLAY CONTROL LOOP  • initialize indirect access  • update the rotation matrix	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 0948 H0131 0948 H0131 0948 H0132 0940 H0133 0946 H0133 0946 H0134 0951 H0137 0954 H0137 0958 H0140 0959 H0140 1958 H0140 1958 H0141 0958 H0141 0958 H0142 0950 H0143 0950	2026 0028 6026 D003 086C F280 0952 D002 0A60 6026 2027 D003 086C F280 095C D002 095C D002 0A60 6027 0A60 6027 5086 6027 5086 6027 6027 6027 6027 6027 6027 6027 602	DOCOS	LOPK LAC ADD SACL SBLK  BLEZ ADLK  SACL LAC ADD SACL SBLK  BLEZ ADLK  SACL LAC ADD SACL LAC ADD SACL LAC ADD SACL LAC ADL SBLK  BLEZ ADLK  SACL LDPK LARP BANZ	4 SIN THETA SIN ENDTBL DOCOS SINTBL SIN COS ENDTBL NXTROT SINTBL COS 6 ARO, SAVARO ARO	• reset • reset • reset	to beginning of table cosine angle addres
61	H0079 0918 H0080 1 H0080 1 H0082 H0083 0918 H0084 0910 H0085 0918 H0086 0922 H0089 0922 H0090 0922 H0091 0926 H0091 0926 H0097 0926 H0099 H0090 0929 H0090 0929 H0091 0926 H0091 0926 H0091 0926 H0091 0926 H0092 0927 H0093 0928 H0094 0928 H0095 0929 H0096 0928 H0097 0926 H0098 0928 H0099 H0099	1 702F 1 702F 1 702F 1 7020 1 70307 0 3047 0 305 1 70804 1 708	: :	CUBE MO SAR LRLK  LRLK  LRLK  LARK LAPK LAC TBLR TBLR TBLR TBLR LAC SUB SACL LOPK LARP  MATRIX	ARO,RPTCNT  DDIFICATION AND D  ARO,SAVARO AR2,NRMPTS+DP6  AR3,DSPPTS+DP6  AR4,NRMPTS+DP6  AR0,7 4 COS RII R22 SIN R12 R12 R21 6 AR2	ISPLAY CONTROL LOOP  • initialize indirect access  • update the rotation matrix	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 0948 H0131 0948 H0132 0940 H0133 094F H0133 0955 H0134 0951 H0136 0953 H0137 0954 H0138 0955 H0140 0959 H0140 0959 H0144 095E H0143 095E H0144 095E H0145 0956	2026 0028 6026 D003 086C F280 0952 D002 0A60 6026 2027 D003 086C F280 095C D002 095C D002 0A60 6027 0A60 6027 5086 6027 5086 6027 6027 6027 6027 6027 6027 6027 602	DOCOS	LOPK LAC ADD SBLK  BLEZ ADLK SACL LAC ADD SACL LAC ADD SACL SBLK  BLEZ ADLK SACL LAC ADD SACL SBLK  BLEZ ADLK SACL SBLK  BLEZ ADLK SACL LAR LAR LAR BANZ RET	4 SIN THETA SIN ENDTBL  DOCOS SINTBL SIN COS THETA COS ENDTBL  NXTROT SINTBL  COS 6 ARO, SAVARO ARO CTLOOP	• reset • reset • reset	to beginning of table cosine angle addres
61 66:	H0079 0918 H0080 1 H0080 9918 H0083 0918 H0084 0910 H0085 0918 H0086 0921 H0087 0922 H0089 0922 H0090 0928 H0091 0928 H0090 0928 H0091 0928 H0091 0928 H0093 0928 H0094 0929 H0096 0928 H0097 0928 H0097 0928 H0099 0928 H0099 0928	0000 0400 0400 0400 0347 00347	: :	CUBE MO SAR LRLK  LRLK  LRLK  LACK LAPK LAC TBLR TBLR TBLR TBLR LAC SUB SACL LOPK LARP  MATRIX	ARO,RPTCNT  DDIFICATION AND D  ARO,SAVARO AR2,NRMPTS+DP6  AR3,DSPPTS+DP6  AR0,7 4 COS R11 R22 S1N R12 R12 R12 R12 R12 R12 R12 R14 MDDIFICATION OF	ISPLAY CONTROL LOOP  • initialize indirect access  • update the rotation matrix	H0126 H0127 0947 H0128 0948 H0129 0949 H0130 0948 H0131 0948 H0131 0948 H0132 0940 H0133 0946 H0133 0946 H0134 0951 H0137 0954 H0137 0958 H0140 0959 H0140 1958 H0140 1958 H0141 0958 H0141 0958 H0142 0950 H0143 0950	2026 0028 6026 D003 086C F280 0952 D002 0A60 6026 2027 D003 086C F280 095C D002 095C D002 0A60 6027 0A60 6027 5086 6027 5086 6027 6027 6027 6027 6027 6027 6027 602	DOCOS	LOPK LAC ADD SACL SBLK  BLEZ ADLK  SACL LAC ADD SACL SBLK  BLEZ ADLK  SACL LAC ADD SACL LAC ADD SACL LAC ADD SACL LAC ADL SBLK  BLEZ ADLK  SACL LDPK LARP BANZ	4 SIN THETA SIN ENDTBL DOCOS SINTBL SIN COS ENDTBL NXTROT SINTBL COS 6 ARO, SAVARO ARO	• reset • reset • reset	to beginning of table cosine angle addres

10055 0971 6926

10056 0972 CF26

0010

SACH

COPY

RFT

YR.I

MATRIX4.ASM

\*+

XC.1

\* XR\*C11 + YR\*C21 + ZR\*C31 + C41

\* zero the accumulator

LTA

SACH

ZAC

J0055 097E 3DA0

J0056 097F 6910

J0057 0980 CA00

23	GRAPHIC				PC 1.0 85.15/ 15:17:30 12-05-85
	TMS32020 -	TMS34061 DEMO	NSTRATIO	N	PAGE 0059
≻					
G	J0058 0981	3825	MPY	XR	* XR*C12
a	J0059 0982	3DA0	LTA	*+	
맑	J0060 0983	3826	MPY	YR	* YR*C22
Graphics	J0061 0984	3DA0	LTA	*+	* XR*C12 + YR*C22
	J0062 0985	3827	MPY	ZR	* ZR*C32
₫	J0063 0986		ADD	*+,15	* XR*C12 + YR*C22 + C42
ĕ	J0064 0987	3DA0	LTA	*+	* XR*C12 + YR*C22 + ZR*C32 + C42
Implementation Using	J0065 0988		SACH	YC,1	
en	J0066 0989		ZAC		<ul> <li>zero the accumulator</li> </ul>
at	J0067 098A		MPY	XR	* XR*C13
ō.	J0068 098B	3DA0	LTA	•+	
=	J0069 0980		MPY	YR	* YR*C23
S	J0070 0980	3DA0	LTA	*+	* XR*C13 + YR*C23
€.	J0071 098E		MPY	ZR	* ZR*C33
~	J0072 098F	0F80	ADD	*,15	* XR*C13 + YR*C23 + C43
the	J0073 0990	CE 15	APAC		* XR*C13 + YR*C23 + ZR*C33 + C43
	J0074 0991		SACH	ZC,1	
ΖÍ	J0075 0992		RET		
TMS32	0011		COPY	PRJCTN.A	ASM
$\tilde{z}$					

SOOM FAMILY MACON ACCEMBLED DC 1 0 0F 1F7

15-17-20 12-05-85

K0002

K0003

K0017

K0018

K0019

K0020 K0021

K0022

K0023

K0024 K0025

K0026 K0027 K0028

K0029

K0030

K0031

K0032

K0033 K0034 K0035

K0036 K0037

K0038

K0039

K0040

K0041

K0042

K0043 K0044

K0045

K0046

K0047

K0048

K0049

K0050 K0051 K0052

K0053

K0054 K0055 K0056

K0057

K0058

GRAPHIC 32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157 15:17:30 12-05-85
TMS32020 - TMS34061 DEMONSTRATION PAGE 0060

K0004 \* ROUTINE: PRJCTN K0005 K0006 \* This routine is performs the function of a projecting a K0007 \* three-dimensional image onto a two-dimensional display K0008 \* map. In general this involves the matrix multiplication K0009 \* of a [1x4] x [4x4]. Since this is the final operation to K0010 \* displaying a point, the homogeneous coordinate column can K0011 \* be deleted from the matrix. Also this is a scaling K0012 \* (diagonal) and translation matrix, allowing the K0013 \* computations to be further reduced by avoiding multiply K0014 \* accumulates involving the known zeroes. K0015 K0016

When the routine is called it expects that the matrix
 parameters to be located on page 4 in consecutive
 locations (VSX, VCX, VSY, VCY) and the data point matrices
 to be on page 6 in locations labeled XC, YC, ZC, XP, YP.

VCX, VCY, VCZ are the location of the center of object on
 the screen and, of course, VCZ = 0. VSX', VSY', and VSZ'
 constitute the scaling of the object to meet the display
 size or resolution and to include the factor of the
 projection of the z-coordinate onto the x,y-plane. Again
 VSZ' = 0 and VSX' and VSY' are given by the equations:

VSX' = VSX/ZC and VSY' = VSY/ZC

It is assummed that the points to be scaled and projected have been provided in a QlI format as a result of a combination matrix operation. It is furthered assummed that the ZC parameter in particular has some integer portion (either positive or negative). This is important since we perform a division and expect to return the result for additional computations as a QIS number. The scaling and centering values should be provided such that the multiplication and addition generate a QU value as output from the original QlI input value when retrieved from the accumulator with a SACH kdma>,1. With a distance to screen size ratio of 4 and a view point at (6,9,7.5), the scaling numbers are represented in Q6 and the centering values in a Q0 format.

It is also assummed that the data page pointer is equal to
 6 and that the block BO is configured as data memory
 before the routine is called.

This routine modifies the T-reg, P-reg, ACcumulator, and
 Auxiliary Register 1.

Хl

\* fetch X1

L0159 0A39 6024

SACL

XB

\* save X5 for next line

0A00 0524

M0052 0A9D 7641

M0053 0A9E 776B

M0054 0A9F 7884

M0055 0AA0 7989

M0056 0AA1 7A7C

M0057 0AA2 7B5C

M0058 0AA3 7C29

DATA

DATA

DATA

DATA

DATA

DATA

DATA

30273

30571

30852

31113

31356

31580

31785

and

TMS34061

L0205 0A6C CE26

0013

RET

COPY

SINTBL.ASM

23. A	GRAPHIC TMS32020 -	32020 FAMILY TMS34061 DEMO			PC 1.0 85.157	15:17:30 12-05-85 PAGE 0067	GRAPHIC TMS32020 -	32020 FAMILY TMS34061 DEMO		BLER	PC 1.0 85.157	15:17:30 12-05-85 PAGE 0068
	M0059 0AA4	7CE3	DATA	31971			M0116 0ADD		DATA 125			
12	M0060 0AA5	7D89	DATA	32137			MO117 OADE		DATA 117			
Graphics	M0061 0AA6		DATA	32285			M0118 0ADF M0119 0AE0		DATA 110 DATA 102			
S	M0062 0AA7		DATA	32412			M0120 0AE1		DATA 102			
In	M0063 0AA8		DATA	32521 32609			M0121 0AE2		DATA 873			
Implementation	M0064 0AA9 M0065 0AAA		DATA DATA	32678			M0122 0AE3		DATA 796			
en	MOOGG DAAB		DATA	32728			M0123 0AE4		DATA 717			
E	M0067 0AAC		DATA	32757			M0124 0AE5		DATA 639			
Itai	M0068 DAAD			32767	* 90 degrees	0/360 degrees	M0125 0AE6		DATA 560			
<u>5</u> .	MOO69 DAAE	7FF5	DATA	32757	_		M0126 0AE7		DATA 480			
	M0070 0AAF		DATA	32728			M0127 0AE8		DATA 401			
Using	M0071 0AB0		DATA	32678			M0128 0AE9		DATA 321			
ng	M0072 0AB1		DATA	32609			M0129 0AEA M0130 0AEB		DATA 241 DATA 160			
the	M0073 0AB2		DATA DATA	32521 32412			MO131 DAEC		DATA 804			
	M0074 0AB3 M0075 0AB4		DATA	32285			MO132 OAED		DATA 0		• 180 degrees	90 degrees
7	M0076 0AB5		DATA	32137			MO133 DAEE		DATA -804			50 dog. 000
S	M0077 0AB6		DATA	31971			M0134 0AEF	F9B8	DATA -160	8		
TMS32020	M0078 0AB7		DATA	31785			M0135 0AF0		DATA -241			
22	M0079 0AB8	7B5C	DATA	31580			M0136 0AF1		DATA -321			
	M0080 0AB9		DATA	31356			M0137 0AF2		DATA -401			
and	M0081 0ABA		DATA	31113			M0138 0AF3 M0139 0AF4		DATA -480 DATA -560			
	M0082 0ABB		DATA DATA	30852 30571			M0140 0AF5		DATA -639			
Σ	M0083 0ABC M0084 0ABD		DATA	30273			M0141 0AF6		DATA -717			
ŭ	M0085 0ABE		DATA	29956			M0142 0AF7		DATA -796			
TMS3406	M0086 0ABF		DATA	29621			M0143 0AF8		DATA -873			
2	M0087 0AC0		DATA	29268			M0144 0AF9		DATA -951			
	M0088 0AC1		DATA	28898			M0145 0AFA		DATA -102			
	M0089 0AC2		DATA	28510			MO146 DAFB		DATA -110			
	M0090 0AC3		DATA	28105			M0147 0AFC M0148 0AFD		DATA -117 DATA -125			
	M0091 0AC4		DATA DATA	27683 27245			M0149 0AFE		DATA -132			
	M0092 0AC5 M0093 0AC6		DATA	26790			M0150 0AFF		DATA -140			
	M0094 0AC7		DATA	26319			M0151 0B00		DATA -147			
	M0095 0AC8		DATA	25832			M0152 0B01	C3AA	DATA -154	46		
	M0096 0AC9		DATA	25329			M0153 0B02		DATA -161			
	M0097 0ACA		DATA	24811			M0154 0B03		DATA -168			
	M0098 0ACB		DATA	24279			M0155 0B04		DATA -175 DATA -182			
	M0099 0ACC		DATA DATA	23731 23170	* 135 degrees	45 degrees	M0156 0B05 M0157 0B06		DATA -188			
	MO100 OACD MO101 OACE		DATA	22594	" 135 degrees	45 degrees	M0157 0B00		DATA -195			
	MO102 DACE		DATA	22005			M0159 0B08		DATA -201			
	M0103 0AD0		DATA	21403			M0160 0B09		DATA -207			
	M0104 0AD1		DATA	20787			M0161 0B0A		DATA -214			
	M0105 0AD2	4EBF	DATA	20159			M0162 0B0B		DATA -220			
	M0106 0AD3		DATA	19519			M0163 0B0C		DATA -225			
	M0107 0AD4		DATA	18868			M0164 0B0D M0165 0B0E		DATA -231 DATA -237		<ul> <li>215 degrees</li> </ul>	135 degrees
	M0108 0AD5		DATA DATA	18204 17530			M0166 0B0F		DATA -242			
	M0109 0AD6 M0110 0AD7		DATA	16846			M0167 0B10		DATA -248			
	M0111 0AD8		DATA	16151			M0168 0B11		DATA -253			
	M0112 0AD9		DATA	15446			M0169 0B12		DATA -258			
	M0113 0ADA	398C	DATA	14732			M0170 0B13		DATA -263			
67	M0114 0ADB		DATA	14010			M0171 0B14		DATA -267			
71	M0115 0ADC	33DF	DATA	13279			M0172 0B15	9593	DATA -272	45		

672	GRAPHIC TMS32020 -	32020 FAMILY MACRO TMS34061 DEMONSTRAT		PC 1.0 85.157	15:17:30 12-05-85 PAGE 0069	GRAPHIC TMS32020 -	32020 FAMILY TMS34061 DEMO	MACRO ASSEMBLER	PC 1.0 85.157	15:17:30 12-05-85 PAGE 0070
23. A		TMS34061 DEMONSTRAT 93DD DATA 9237 DATA 9237 DATA 87 1E DATA 86 1E DATA 86 1E DATA 86 26 DATA 86 26 DATA 8895 DATA 8895 DATA 8877 DATA 8677 DATA 8894 DATA 8677 DATA 8310 DATA 8310 DATA 8310 DATA 8311 DATA 8327 DATA 8316 DATA 8317 DATA 8318 DATA 8404 DATA 8310 DATA 8007 DATA 8008 DATA 8008 DATA 8008 DATA 8008 DATA 8008 DATA 8008 DATA 8009 DATA 8009 DATA 8009 DATA 8009 DATA		PC 1.0 85.157 * 270 degrees			TMS34061 DEMO  AA0B  AC66 AECD B141 B83C1 B640 B8E2 B8B6 BE32 C0E9 C3AA C6674 C946 C721 C705 D1EF D70A DA0B DDD0 DA0B DDD0 E3F5 E707 E705 E716 E716 E716 E716 E716 E716 E716 E716	MACRO ASSEMBLER NSTRATION  DATA -22005 DATA -21402 DATA -20159 DATA -19519 DATA -18867 DATA -18867 DATA -18867 DATA -16846 DATA -16151 DATA -15446 DATA -11732 DATA -11732 DATA -11732 DATA -11734 DATA -11734 DATA -11734 DATA -11737 DATA -11739 DATA -11739 DATA -11739 DATA -11739 DATA -11739 DATA -11739 DATA -10278 DATA -77962 DATA -6393 DATA -6393 DATA -6393 DATA -3212 DATA -3212 DATA -3212 DATA -3212 DATA -3212 DATA -3212 DATA -3212 DATA -3212 DATA -3212 DATA -3212 DATA -1608 DATA -1608 DATA -1608 DATA -1608 DATA -1608 DATA -1608	PC 1.0 85.157	
Implementation Using the TMS32020 and TMS340	M0205 0836 M0206 0837 M0207 0838 M0208 0839 M0210 0838 M0211 0830 M0211 0830 M0213 0838 M0214 0837 M0215 0840 M0216 0841 M0217 0842 M0219 0844 M0220 0845 M0220 0845 M0220 0845 M0221 0846 M0222 0847 M0223 0848 M0224 0849 M0225 0848 M0226 0848 M0226 0848 M0227 0846	8307 DATA 84A4 DATA 8584 DATA 8577 DATA 877C DATA 8895 DATA 8895 DATA 8896 DATA 8AFC DATA 8AFC DATA 8DAC DATA 8DAC DATA 8DAC DATA 90A2 DATA 975A DATA 9931 DATA 9931 DATA 9931 DATA 9931 DATA 9931 DATA 9931 DATA 9931 DATA 9931 DATA 400F DATA 4129 DATA 4129 DATA 41429 DATA 41429 DATA 41434 DATA 41434 DATA	-31971 -31785 -31785 -31586 -31318 -31813 -30852 -31113 -30852 -2956 -29562 -29621 -29268 -28810 -28105 -27683 -27269 -26319 -26319 -26319 -24279 -23311 -24279 -233170 -22594	• 305 degrees	215 degrees					

TMS32020 - TMS3				PC 1.0 85.157	15:17:30 12-05-85 PAGE 0071	GRAPHIC 32 TMS32020 - TMS				R PC 1.0 85.157 15:17:30 12-05-85 PAGE 0072	
•											
N0002 N0003 N0004 N0005	•				******************	00002					
N0003					**************	00003		********		*********	
N0004	•	ROM -	RAM DATA	INITIALIZATION		00004	•				
N0005		******	*********		****************	00005	•	DEMONS	TRATION	COMMAND STRING	
. N0006	•					00006	•				
N0007 0B6D 02CF N0008 0B6E 012B N0009 0B6F 0095 N0010 0B70 002A N0011 0B71 0061 N0012 0B72 0017	ROMDAT	DATA	719	XMAX		00007	* Thi	s file pr	ovides a	series of data statements which are	
- N0008 0B6E 012B		DATA	299	YMAX		80000	* use	ed to cont	rol the	graphics demonstration for the	
N0009 0B6F 0095		DATA	149	AMAX		00009				The data statements are used to	
N0010 0B70 002A		DATA	42	AMIN		00010				he various fundamental algorithms	
N0011 0871 0061		DATA	97	BMAX		00011				ses, fills, etc.) along with the	
N0012 0B72 0017		DATA	23	BMIN		00012				generate a video graphics	
N0013	•					00013				data word 32020 in decimal is used as	
N0014 0B73 4000 N0015 0B74 C000	VRTICS	DATA	>4000	X0,Y0,Z0		00014	*as	ynchroniz	ation va	lue at the start and between commands	
N0015 0B74 C000		DATA	>C000			00015				om errors in entering the data	
N0016 0B75 C000		DATA	>C000			00016	* seq	uence. T	he synch	ronization word is followed by a	
N0017 0B76 4000		DATA	>4000	X1,Y1,Z1		00017	* sin	gle comma	ind word :	selecting the appropriate graphics or	
		DATA	>4000			00018	* con	trol func	tion and	as many words as necessary to provide	
N0018 0877 4000 N0019 0878 C000 N0020 0879 C000 N0021 087A 4000 N0022 087B C000		DATA	>C000			00019				information to the selected function.	
N0020 0B79 C000		DATA	>C000	X2,Y2,Z2		00020	•				
N0021 0B7A 4000		DATA	>4000			00021	****	*******	*******		
N0022 0B7B C000		DATA	>C000			00022					
N0023 0B7C C000		DATA	>C000	X3,Y3,Z3		00023 0B9B 7D1	4 BEGIN	DATA	32020		
N0023 087C C000 N0024 087D C000		DATA	>C000			00024 0B9C 000	2	DATA	>0002	CLEAR SCREEN	
		DATA	>C000			00025 0B9D 000	0	DATA	>0000		
N0026 0B7F 4000		DATA	>4000	X4,Y4,Z4		00026					
N0026 0B7F 4000 N0027 0B80 C000 N0028 0B81 4000 N0029 0B82 4000		DATA	>C000			00027 0B9E 7D1	4	DATA	32020	ROTATING CUBE	
N0028 0B81 4000		DATA	>4000			00028 089F 001	6	DATA	>0016		
N0029 0B82 4000		DATA	>4000	X5,Y5,Z5		00029					
N0030 0B83 4000		DATA	>4000			00030 0BA0 7D1	4	DATA	32020		
N0031 0B84 4000		DATA	>4000			00031 0BA1 000		DATA	>0002	CLEAR SCREEN	
N0032 0B85 C000		DATA	>C000	X6,Y6,Z6		00032 0BA2 000		DATA	>0000		
N0033 0B86 4000		DATA	>4000	,		00033	•				
N0034 0B87 4000		DATA	>4000			00034 0BA3 7D1	4	DATA	32020		
N0035 0B88 C000		DATA	>C000	X7,Y7,Z7		00035 0BA4 000		DATA	>000A	SPIN FILLED ELLIPSE	
N0036 0B89 C000		DATA	>C000	,		00036 0BA5 016		DATA	360	5. III 1 12225 22211 52	
N0037 0B8A 4000		DATA	>4000			00037 0BA6 00A		DATA	160		
N0038						00038 0BA7 006		DATA	108		
N0039 0B8B E666	CMTRX	DATA	>E666	C11,C21,C31,C41		00039 0BA8 003		DATA	60		
N0040 0B8C 1333		DATA	>1333			00040 0BA9 020		DATA	>0201	*	
N0041 0B8D 0000		DATA	0			00041 0BAA 001		DATA	>0010		
N0042 0B8E 0000		DATA	ō			00042	•	D	,,,,,		
N0043 0B8F 0B85		DATA	>0885	C12,C22,C32,C42	•	00043 0BAB 7D1	4	DATA	32020		
N0044 0B90 0F5C		DATA	>0F5C	,022,032,042		00044 OBAC 000		DATA	>0009	FILLED ELLIPSE	
N0045 0B91 E666		DATA	>E666			00045 0BAD 01F		DATA	499		
N0046 0B92 0000		DATA	0			00046 OBAE 009		DATA	144		
N0047 0B93 FC29		DATA	>FC29	C13,C23,C33,C43		00047 OBAF 00D		DATA	220		
N0048 0B94 FAE1		DATA	FAEL	01310231033104		00047 0BB0 007		DATA	115		
N0049 0B95 FB33		DATA	>FB33			00049 0BB1 000		DATA	>0005		
N0050 0B96 6400		DATA	>6400			00049 0001 000	•	UNIA	,0003		
N0051		3,	, 0 - 0 0			00051 0BB2 7D1	4	DATA	32020		
N0052 0B97 2880	SCALE	DATA	162*64	VSX		00051 0BB2 701		DATA	>0009	FILLED ELLIPSE	
N0052 0B97 2000	JUNEL	DATA	359	VCX		00052 0BB3 000		DATA	509	FILLED ELLIPSE	
N0054 0B99 1680		DATA	90*64	VSY		00054 0BB5 010		DATA	259		
N0055 0B9A 0090		DATA	157	VCY		00055 0BB6 00C		DATA	200		
0015		COPY	CONTROL			00056 0BB7 001		DATA	30		
		COFI	CONTROL	. AOII		00056 0BB7 001		DATA	>0006		
ì						00057 0000 000	٠.	UATA	70000		
3						00000	-				

674	GRAPHIC TMS32020 -	32020 FAMILY TMS34061 DEMO	MACRO A	SSEMBLER N	PC 1.0 85.157	15:17:30 12-05-85 PAGE 0073	GRAPHIC TMS32020 -	32020 TMS3406	FAMILY MACRO AS 1 DEMONSTRATION	SSEMBLER	PC 1.0 85.157	15:17:30 12-05-85 PAGE 0074
	00059 0BB9		DATA	32020			00116 0BEB	0009	DATA	>0009	FILLED ELLIPSE	
	00060 0BBA		DATA	>0009	FILLED ELLIPSE		00117 OBEC		DATA	670		
	00061 0BBB		DATA	280			00118 0BED		DATA	165		
	00062 0BBC		DATA	199			00119 OBEE	0014	DATA	20		
	00063 0BBD	0064	DATA	100			00120 OBEF		DATA	12		
	00064 OBBE	001E	DATA	30			00121 0BF0		DATA	>0003		
	00065 0BBF	0002	DATA	>0002				•				
	00066	•					00123 0BF1		DATA	32020		
	00067 0BC0	7D14	DATA	32020			00124 0BF2		DATA	>0009	FILLED ELLIPSE	
	00068 0BC1	0009	DATA	>0009	FILLED ELLIPSE		00125 0BF3		DATA	710		
	00069 0BC2		DATA	100			00126 0BF4		DATA	185		
	00070 OBC3	0064	DATA	100			00127 0BF5		DATA	10		
	00071 0BC4	005A	DATA	90			00128 0BF6		DATA	6		
	00072 0BC5		DATA	85			00129 0BF7		DATA	>0003		
	00073 0BC6	0001	DATA	>0001				•				
	00074	•					00131 0BF8	7014	DATA	32020		
	00075 0BC7	7D14	DATA	32020			00132 0BF9		DATA	>0009	FILLED ELLIPSE	
	00076 0BC8	0009	DATA	>0009	FILLED ELLIPSE		00133 OBFA			110		
	00077 0BC9	00C8	DATA	200			00134 0BFB		DATA	250		
	00078 OBCA		DATA	40			00135 0BFC		DATA	80		
	00079 OBCB	003C	DATA	60			00136 0BFD		DATA	45		
	00080 OBCC	001E	DATA	30			00137 OBFE		DATA	>0004		
	00081 0BCD	0007	DATA	>0007			00138		•			
	00082	•					00139 0BFF	7D14	DATA	32020		
	00083 OBCE	7014	DATA	32020			00140 0C00		DATA	>0001	DELAY	
	00084 0BCF	0009	DATA	>0009	FILLED ELLIPSE		00141 0C01		DATA	60*5	DEE	
23	00085 0800	0154	DATA	340			00142	•	J	00 3		
	00086 0BD1	0258	DATA	600			00143 0C02	7D14	DATA	32020		
>	00087 0B02		DATA	50			00144 0C03		DATA	>0002	CLEAR SCREEN	
Graphics	00088 0BD3	001E	DATA	30			00145 0C04		DATA	>0000		
ja;	00089 0804	0003	DATA	>0003			00146	•	2,,,,,	, , , , ,		
Ē.	00090	•					00147 0C05	7D14	DATA	32020		
S	00091 0BD5	7014	DATA	32020			00148 0C06		DATA	>000B	FILLED ELLIPSE	SETS
'n	00092 0BD6	0009	DATA	>0009	FILLED ELLIPSE		00149 0C07		DATA	359		
퓽	O0093 0BD7		DATA	460			00150 0C08			149		
<u>e</u>	00094 0BD8		DATA	85			00151 0C09		DATA	24		
<u> </u>	00095 0BD9		DATA	40			00152 0C0A		DATA	150		
롡	00096 OBDA		DATA	22			00153 0C0B	0006	DATA	>0006		
Implementation	00097 0BDB	0003	DATA	>0003			00154 0C0C	0018	DATA	24		
ă	00098	•					00155 0C0D	FFF6	DATA	-10		
Using	00099 0BDC		DATA	32020			00156 OCOE	000F	DATA	15		
SE.	00100 0B0D		DATA	>0009	FILLED ELLIPSE		00157					
95	00101 0BDE		DATA	550			00158 0C0F		DATA	32020		
the	00102 0BDF		DATA	115			00159 0C10		DATA	>0001	DELAY	
	00103 0BE0		DATA	30			00160 0C11	012C	DATA	60*5		
7	00104 0BE1		DATA	18			00161	-				
TMS32020	00105 0BE2	0003	DATA	>0003			00162 0C12		DATA	32020		
32	00106	··					00163 0C13		DATA	>0002	CLEAR SCREEN	
ಣ	00107 0BE3		DATA	32020			00164 0C14	0000	DATA	>0000		
	00108 0BE4		DATA	>0009	FILLED ELLIPSE		00165	•				
and	00109 0BE5		DATA	620			00166 0C15		DATA	32020		
	00110 OBE6		DATA	140			00167 0016		DATA	>000C	FILLED ELLIPSE	DEMO
ij	00111 0BE7		DATA	24			00168 0C17		DATA	367		
Š	00112 OBE8		DATA	14			00169 0C18		DATA	97		
ŭ	00113 0BE9	0003	DATA	>0003			00170 0C19		DATA	2*42+1		
TMS34061	00114 00115 OBEA	7014	0474	20000			00171 0C1A		DATA	97-23		
=	COILD OBEA	1014	DATA	32020			00172 0C1B	0001	DATA	>0001		

23.	GRAPHIC TMS32020 -		FAMILY MACRO 061 DEMONSTRATI		PC 1.0 85.157	15:17:30 12-05-85 PAGE 0075	GRAPHIC TMS32020 -					PC 1.0 85.157	15:17:30 12-05-85 PAGE 0076
≻													
G	00173 OC1C	0013	DATA	19			00230		•				
Graphics	00174 0C1D	FFF5	DATA	-11			00231 0C47			DATA	32020		
뫄	00175 OC1E	0028	DATA	40			00232 0C48	0015		DATA	>0015	LINE DEMO 5	
ic	00176 0C1F	FFE9	DATA	-23			00233		•				
	00177 0C20		DATA	300*8-			00234 0C49	7014		DATA	32020		
Implementation	00178						00235 0C4A			DATA	>0001	DELAY	
Đ.	00179 0C21	7014	DATA	32020			00236 0C4B			DATA	60*5	DEEM	
en	00179 0C21		DATA	>0001	DELAY		00237	0120		UATA	00 3		
æ					DELAT		00237 00238 0C4C	7014		DATA	32020		
럱	00181 0C23 00182	0120	DATA	60*5			00238 0C4C			DATA	>0000	RESET	
₫.		7014		22000			00239 0040	0000		DATA	>0000	RESET	
9	00183 0C24		DATA	32020					•				
	00184 0C25		DATA	>0002	CLEAR SCREEN		00241 0C4E			DATA	32020		
Using	00185 0C26	0000	DATA	>0000			00242 0C4F	0000		DATA	>0000	RESET	
3.0	00186		•				00243		•				
~	O0187 0C27	7014	DATA	32020			00244 0C50			DATA	32020		
the	00188 0C28	1100	DATA	>0011	LINE DEMO I		00245 0C51	0000		DATA	>0000	RESET	
	00189		•				00246		•				
Ξź	00190 0C29	7D14	DATA	32020			00247 0C52	7D14		DATA	32020		
TMS32020	00191 0C2A	1000	DATA	>0001	DEL AY		00248 0C53	0000		DATA.	>0000	RESET	
33	00192 0C2B		DATA	60*5			00249						
8	00193		•				00250 0C54	7014		DATA	32020		
	00194 0C2C	7014	DATA	32020			00251 0C55			DATA	>0000	RESET	
and	00195 0C2D		DATA	>0002	CLEAR SCREEN		00252			J	, 0000	MEDE!	
<u>o</u>	00196 0C2E		DATA	>0000	CECAN SCREEN		00253 0C56	7014		DATA	32020		
-	00196 0026	0000	• DATA	70000			00254 0C57			DATA	>0000	RESET	
3		70.4		22222			C0255	0000		DATA	70000	RESET	
S	00198 0C2F		DATA	32020				70.4	-		20000		
4	00199 0C30	0012	DATA	>0012	LINE DEMO 2		00256 0C58			DATA	32020		
TMS34061	00200		•				00257 0059	0000		DATA	>0000	RESET	
_	00201 0C31		DATA	32020			00258		•				
	O0202 0C32		DATA	>0001	DELAY		00259 0C5A			DATA	32020		
	00203 0C33	012C	DATA	60*5			00260 0C5B	0000		DATA	>0000	RESET	
	00204		•				0016			COPY	RAMB2.AS	H	
	00205 0C34	7D14	DATA	32020									
	00206 0C35	0002	DATA	>0002	CLEAR SCREEN								
	00207 0C36	0000	DATA	>0000									
	00208		•										
	00209 0C37	7014	DATA	32020									
	00210 0C38	0013	DATA	>0013	LINE DEMO 3								
	00211		•										
	00212 0C39	7D14	DATA	32020									
	00213 0C3A	1000	DATA	>0001	DELAY								
	00214 0C3B		DATA	60*5									
	00215												
	00216 0C3C	7014	DATA	32020									
	00217 0C3D		DATA	>0002	CLEAR SCREEN								
	00217 0C3E		DATA	>0000	CLLAN SCHEEN								
	00219	0000	•	70000									
	00220 0C3F	7014	DATA	32020									
	00221 0040		DATA		LINE DEMO 4								
		0014	DATA	>0014	LINE DENU 4								
	00222												
	00223 0C41		DATA	32020									
	00224 0C42		DATA	>0001	DELAY								
	00225 0C43		DATA	60*5									
	00226	,											
	00227 0C44		DATA	32020									
0	00228 0C45		DATA	>0002	CLEAR SCREEN								
675	00229 0C46	0000	DATA	>0000									
٠.													

676	GRAPHIC TMS32020 -				SSEMBLER N	PC 1.	0 85	5.157	1	5:17	:30 12-05- PAGE 0077	85
	P0002 P0003 P0004 P0005			RAM - MI	EMORY-MAPF	PED RE	GIST	TERS /	AND B	LOCK	B2	••
	P0006											
	P0007		•	LEGEND I	OR INTERN	IAL UT	ILIZ	OITA	N			
	P0008		•									
	P0009		•	I = Init	tializatio	n						
	P0010		•	P = Pars	ser and de	emo se	tup	rout	ines			
	P0011		•	C = Clea	ar screen	routi	nes					
	P0012		•		e drawing							
	P0013		•		ipse drawi							
	P0014		•	R = Rota	ating cube	rout	ines	•				
	P0015		•				_					
	P0016	0C5C	DP0	EQU	\$	1	Р	С	L	Ε	R	
	P0017		•									
	P0018 0000			DORG	>0000							
	P0019 P0020			<b>M</b>		***						
	P0021 0000	0000	DRR	y-mapped DATA	Register 0		1					
	P0021 0000	0000	#	UATA	U	- Ser	ıaı	port	data	rec	eive regist	er
	P0023		* Momor	-Mannad	Register	401						
	P0024 0001	0000	DXR	DATA	0		: -1	port	data	+	nsmit regis	٠.
	P0025	0000	•	מאוא	0	361	101	por t	uata	LT a	maint regis	te
	P0026		* Memor	v-Mapped	Register	#02						
	P0027 0002	0000	TIM	DATA	0	* Tim	er r	enis	ter			
23.	P0028		•	•	•			29.5				
	P0029		* Memor	y-Mapped	Register	#03						
Α.	P0030 0003	0000	PRD	DATA	0	* Per	iod	regi	ster			
5	P0031		*									
æ	P0032		* Memor		Register	#04						
₹.	P0033 0004	0000	IMR	DATA	0	Int	erru	ıpt ma	ask r	eg i s	ter	
36	P0034		•									
3	P0035				Register							
귤	P0036 0005 P0037	0000	GREG	DATA	0	* Glo	bal	memo	ry al	loca	tion regist	er
Ĕ	P0038											
en	P0039 0060			DORG	>0060							
at	P0040			DONG	70000							
₫.	P0041		* RAM I	ocation :	#0060			С	L	Ε		
_	P0042 0060	0000	STS0	DATA	0			-	-	-		
Si	P0043		•									
gn	P0044		* RAM L	ocation a	#0061							
=	P0045 0061	0000	STS1	DATA	0							
ō.	P0046		•									
Į	P0047			ocation a			Ρ	С				
Ŝ	P0048 0062	0000	ONE	DATA	0							
32	P0049							_				
8	P0050 P0051 0063	0000		ocation ; DATA	#0063 0			С				
0	P0052	0000	FILLC	DATA	U							
Ĭ	P0053		. DAM I	ocation :	#006 <i>4</i>			С		Ε		
	P0054 0064	0000	SAVREG		0			L		C.		
₹	P0055	5000	*	5414	•							
S	P0056		* RAM L	ocation :	#0065			С		Ε		
A Graphics Implementation Using the TMS32020 and TMS3406i	P0057 0065	0000		DATA	0			-		-		
<u>8</u>	P0058											

		0 FAMILY MACRO A 061 DEMONSTRATIO		PC 1.0 85.157	15:17:30 12-05-85 PAGE 0078
P0059		* RAM Location	#0066	c	Ε
P0060 0066	0000	DATA	0		
P0061 P0062		* RAM Location	40067	С	Ε
P0063 0067	0000	DATA	0	·	c
P0064	0000	•	Ü		
P0065		* RAM Location	#0068	P	
P0066 0068	0000	TMP1 DATA	0		
P0067		•			
P0068		<ul> <li>RAM Location</li> </ul>	#0069	Ρ	
P0069 0069	0000	SYNCH DATA	0		
P0070		•		_	
P0071 P0072 006A	0000	* RAM Location TIMDLY DATA		P	
P0072 006A P0073	0000	TIMULT DATA	0		
P0074		* RAM Location	#006B	P	
P0075 006B	0000	CMND DATA	0		
P0076		•	-		
P0077		* RAM Location	#006C	P	
P0078 006C	0000	CMDADR DATA	0		
0017		COPY	RAMBO.AS	H	

GRAPHIC 3202 THS32020 - THS34	0 FAMILY MACRO 1061 DEMONSTRATI		PC	1.0	85.	157	1	5:17	:30 I PAGE	2-05-85 0079
Q0002										
Q0002 Q0003	************									
Q0003 Q0004	• DAM	BLOCK BO (	DACE		AND					
00005	RAII -		PAGE			3)				
00006	•									
Q0006 Q0007 0200	DORG	>80*4								
00008 0200	DP4 EQU			ī	ρ	_		-	R	
00009	P4 EQU	\$		1	Р	С	L	Ε	к	
Q0010 0000	DORG	>0000						Ε		
00067	* DOMG	70000						-		
00068	* RAM Location	#0212							R	
00069 0012 0000	RII DATA	0							r.	
00070	*	v								
Q0071	* RAM Location	#0213							R	
Q0072 0013 0000	R21 DATA	0								
Q0073	•	•								
00074	* RAM Location	#0214							R	
Q0075 0014 0000	R12 DATA	0								
Q0076	•									
Q0077	* RAM Location	#0215							R	
Q0078 0015 0000	R22 DATA	0								
Q0079	•									
Q0080	* RAM Location								R	
Q0081 0016 0000	C11 DATA	0								
Q0082	•								_	
Q0083	* RAM Location								R	
Q0084 0017 0000	C21 DATA	0								
Q0085 Q0086	* RAM Location	#0210							R	
Q0087 0018 0000	C31 DATA	0							ĸ	
Q0007 0010 0000	* DATA	U								
Q0089	* RAM Location	#0219							R	
Q0090 0019 0000	C41 DATA	0							κ.	
Q0091	•	•								
Q0092	* RAM Location	#021A							R	
Q0093 001A 0000	C12 DATA	"o								
Q0094	•									
Q0095	* RAM Location	#021B							R	
Q0096 001B 0000	C22 DATA	O								
Q0097	•									
Q0098	* RAM Location								R	
Q0099 001C 0000	C32 DATA	0								
Q0100	•								_	
Q0101	* RAM Location								R	
Q0102 001D 0000 00103	C42 DATA	0								
00104	* RAM Location	#021E							R	
Q0105 001E 0000	C13 DATA	0							ĸ	
00106	*	Ü								
Q0107	* RAM Location	#021F							R	
Q0108 001F 0000	C23 DATA	0								
Q0109										
Q0110	* RAM Location	#0220							R	
Q0111 0020 0000	C33 DATA	o								
Q0112	•									
Q0113	* RAM Location								R	
Q0114 0021 0000	C43 DATA	0								

GRAPHIC 320 TMS32020 - TMS3	020 FAMILY MACRO ASSEMBLER 04061 DEMONSTRATION	PC 1.0 85.157	15:17:30 12-05-85 PAGE 0080
Q0115			
Q0116	* RAM Location #0222		R
Q0117 0022 0000			
Q0118	•		
Q0119	* RAM Location #0223		R
Q0120 0023 0000	VCX DATA 0		
Q0121	•		
Q0122	* RAM Location #0224		R
Q0123 0024 0000	VSY DATA 0		
Q0124	•		
Q0125	* RAM Location #0225		R
Q0126 0025 0000	VCY DATA 0		
Q0127			
Q0128	* RAM Location #0226		R
Q0129 0026 0000	) SIN DATA 0		
Q0130	·		
Q0131	* RAM Location #0227		R
Q0132 0027 0000	COS DATA 0		
Q0133 Q0134	=		
Q0134 Q0135 0028 0000	* RAM Location #0228 ) THETA DATA 0		R
0018		~w	
0010	COPY RAMBILA	5 <b>m</b>	

GRAPHIC 3 TMS32020 - TM		ILY MACRO EMONSTRATI		PC 1.	0 85	. 157	1	15:17	2:30 12-05-85 PAGE 0081	GRAPHIC TMS3202				Y MACRO IONSTRATI		PC 1.0 85.157	15:1	7:30 12-05-85 PAGE 0082
R0002	•									R0059			* RAM	Location	#030F		L	
R0003	****						****	****	***********	R0060 0	100F	0000			0		-	
R0004	•		BLOCK B1							R0061			•					
R0005	****		********	******	****	•••••		****	***********	R0062			* RAM	Location	#0310	Р	Ε	R
R0006	•									R0063 0	1010	0000	XC	DATA	0			
R0007 0300 R0008 03	00 DP6	DORG	>80*6		_	•		_	_	R0064			•					
R0009	00 DP6	EQU	\$	1	Р	С	L	Ε	R	R0065			* RAM	Location		Р	Ε	R
R0010 0000		DORG	>0000							R0066 0	011	0000	YC	DATA	0			
R0011		DONG	70000							R0068			* DAM	Looption	40313	Р	-	•
R0012	• RA	M Location	#0300		Ρ		1	Ε	R	R0069 0	012		ZC	Location BSS	#U312 0	۲	Ε	R
R0013 0000	XP	BSS	0				-	-	"	R0070 0		0000	A	DATA	Ö			
R0014 0000 00	00 X1	DATA	0							R0071	• • • •	0000		Unin	·			
R0015	•									R0072			* RAM	Location	#0313	Р	Ε	R
R0016		M Location			Р		Ł	Ε	R	R0073 0	013		ZCI	BSS	0		-	
R0017 0001	YP	BSS	0							R0074 0	013	0000	В	DATA	0			
R0018 0001 00	00 YI	DATA	0							R0075			•					
R0019	• • • • • • • • • • • • • • • • • • • •				_			_	_	R0076				Location	#0314		Ε	R
R0020		M Location			, P		Ł	Ε	R	R0077 0			ZCSIGN		0			
R0021 0002 00 R0022	00 X2	DATA	0							R0078 0	014	0000	TIH	DATA	0			
R0023	* PA	M Location	#0303		Р		L	Ε	R	R0079 R0080					"03.5		_	
R0024 0003 00		DATA	0		,		_	· ·	ĸ	R0081 0	015	0000	TIL	Location DATA	0 #0315		Ε	
R0025		<b></b>	•							R0081	013	0000	•	DATA	U			
R0026	* RA	M Location	#0304		Р		L	Ε	R	R0083			* DAM	Location	#0316		ε	
R0027 0004 00	00 COLO	R DATA	 0							R0084 0	016	0000	T2H	DATA	0			
R0028	•									R0085					-			
R0029	* RA	M Location	#0305		Ρ		Ł			R0086			* RAM	Location	#0317		Ε	
R0030 0005 00		DATA	0							R0087 0	017	0000	T2L	DATA	 O			
R0031	•				_					R0088								
R0032 R0033 0006 00		M Location DATA	0 #0306		Р	,	L			R0089				Location			£	
R0034	00 D1	DATA	U							R0090 0	018	0000	ТЗН	DATA	0			
R0035	. DA	M Location	40207							R0091 R0092			* 044				_	
R0036 0007 00	00 D ``^	DATA	0				_			R0092 R0093 0	010	0000	T3L	Location DATA	#0319		E	
R0037			•							R0094	019	0000	• 13L	DATA	U			
R0038	* RA	M Location	#0308				L			R0095			* RAM	Location	#031A		Ε	
R0039 0008 00	DO INCR	1 DATA	¨o							R0096 0	01A	0000	T4H	DATA	0		_	
R0040										R0097								
R0041		M Location					L			R0098			* RAM	Location	#031B		. E	
R0042 0009 00	00 INCR	2 DATA	0							R0099 0	01B	0000	T4L	DATA	0		•	
R0043 R0044		<b>u</b> 1	#020 <b>+</b>					_		R0100			•					
R0045 000A 00		M Location RL DATA	0 #U3UA				L	Ε		R0101				Location			Ε	
R0046	*	AL DATA	U							R0102 0 R0103	OIC	0000	T5H	DATA	0			
R0047	* RA	M Location	#030B				L	Ε		R0103			# DAM	Location	#031D		Ε	
R0048 000B 00		RH DATA	0				-	-		R0105 0	חוח	იიიი	T5L	DATA	#031D			
R0049										R0106	010	0000	•	UNIN	v			
R0050		M Location	#030C				L	Ε		R0107			* RAM	Location	#031E		Ε	
R0051 000C 00	00 COLO	R2 DATA	0							R0108 0	01E	0000	T6H	DATA	0		_	
R0052	•									R0109			•					
R0053		M Location					L			R0110				Location			Ε	
R0054 000D 00 R0055	DO BFLA	G DATA	0							R0111 0	01F	0000	T6L	DATA	0			
R0056	* D4	M   acat!	#030E							R0112			•					
R0057 000E 00		M Location N DATA	0				L			R0113	020	0000		Location			Ε	
R0058	*	. DATA	U							R0114 0 R0115	020	0000	T7H •	DATA	0			
										K0113								

GRAPHIC TMS32020 -					PC 1.0 85.157	15:17:30 12-05-85 PAGE 0083		22020 FAMILY MACRO ASSEMBLER IS34061 DEMONSTRATION	PC 1.0 85.157	15:17:30 12-05-85 PAGE 0084
R0116 R0117 0021	0000		Location DATA	#0321 0		Ε	R0173 R0174 0031 00 R0175	* RAM Location #0331 100 SAVCLR DATA 0	P	
R0118 R0119			Location		P	R	R0176	* RAM Location #0332	Р	
R0120 0022 R0121 0022	0000	X XA	BSS Data	0			R0178 R0179	* RAM Location #0333	P	
R0122 R0123 R0124 0023		* RAH I	Location BSS	#0323 0	Р	R		000 CLRSAV DATA 0	۲	
R0125 0023 R0126	0000		DATA	Ö			R0182	* RAM Location #0334	P	
R0127 R0128 0024		* RAM E	Location BSS	#0324 0	Р	R	R0184 R0185	* RAM Location #0335	ρ	
R0129 0024 R0130			DATA	Ŏ			R0186 0035 00 R0187		·	
R0131 R0132 0025		* RAM I	Location BSS	#0325 0	P	R	R0188 R0189 0036 00	* RAM Location #0336 000 DB DATA 0	P	
R0133 0025 R0134 0025	0000	XM YB	BSS DATA	0			R0190 R0191	* RAM Location #0337	I P	
R0135 R0136		* RAM I	Location	#0326		E R	R0192 0037 00 R0193	•		
R0137 0026 R0138 0026		YR YM	BSS BSS	0			R0194 R0195 0038 00	* RAM Location #0338 00 XMIN DATA 0	I P	
R0139 0026 R0140	0000	DH *	DATA	0			R0196 R0197	* RAM Location #0339	I P	
R0141 R0142 0027		ZR	Location BSS	Ö		E R	R0198 0039 00 R0199	•		
R0143 0027 R0144 0027	0000	ZM DL	BSS Data	0			R0200 R0201 003A 00	* RAM Location #033A 00 YMIN DATA 0	I P	
R0145 R0146 R0147 0028	0000		Location DATA	#0328 0		Ε	R0202 R0203	* RAM Location #033B	P	
R0147 0028 R0148 R0149	0000	•	Location	-		E	R0205 R0206	* RAM Location #033C	Р	
R0150 0029 R0151	0000		DATA	0				00 XHINA DATA 0	r	
R0152 R0153 002A	0000		Location DATA	#032A 0		Ε	R0209	* RAM Location #0330	Р	
R0154 R0155		•	Location	#032B		E	R0211 R0212	* RAM Location #033E	Р	
R0156 002B R0157	0000	•	DATA	0			R0214	00 YMINB DATA 0		
R0158 R0159 002C	0000		Location DATA	#032C 0		E	R0215 R0216 003F 00	* RAM Location #033F 00 AMAX DATA 0	i P	
R0160 R0161	0000		Location	#032D		E	R0217 R0218 R0219 0040 00	* RAM Location #0340	I P	
R0162 002D R0163 R0164	0000	•	Location		I P	R	R0220 R0221	00 AMIN DATA 0 *** ******************************	I P	
R0165 002E R0166	0000		DATA	0	• •	.,	R0222 0041 00 R0223		• •	
R0167 R0168 002F	0000		Location DATA	#032F 0	Р	R	R0224 R0225 0042 00	* RAM Location #0342 00 BMIN DATA 0	I P	
R0169 R0170			Location		Р		R0226 R0227	* RAM Location #0343	I P	
R0171 0030 R0172	0000	NPOINT	DATA	0			R0228 0043 00 R0229	00 THREE6 DATA 0		

GRAPHIC 3202 TMS32020 - TMS34	0 FAMILY MACRO ASSEMBLER 1061 DEMONSTRATION	PC 1.0 85.157 1	5:17:30 12-05-85 PAGE 0085	GRAPHIC 3202 TMS32020 - TMS34	0 FAMILY MACRO ASSEMBLER 061 DEMONSTRATION	PC 1.0 85.157	15:17:30 12-05-85 PAGE 0086
R0230	* RAM Location #0344	I P		R0287	•		
R0231 0044 0000	FIVE6 DATA 0			R0288	* RAM Location #0357		R
R0232 R0233	* * * * * * * * * * * * * * * * * * * *			R0289 0057 0000	YN005 DATA 0		
R0234 0045 0000	* RAM Location #0345 NINE6 DATA 0	I P		R0290 R0291	* 0.44		_
R0235	# DATA U			R0292 0058 0000	* RAM Location #0358 ZNO05 DATA 0		R
R0236	* RAM Location #0346		E	R0293	* DATA 0		
R0237 0046 0000	SAVEB DATA 0		_	R0294	* RAM Location #0359		R
R0238	•			R0295 0059 0000			.,
R0239	* RAM Location #0347		R	R0296	•		
R0240 0047	NRMPTS BSS 0			R0297	* RAM Location #035A		R
R0241 0047 0000 R0242	XNOOO DATA O			R0298 005A 0000	YN006 DATA 0		
R0243	* RAM Location #0348		R	R0299 R0300	* RAM Location #035B		R
R0244 0048 0000	YNOOO DATA O		"	R0301 005B 0000			к
R0245	•			R0302	*		
R0246	* RAM Location #0349		R	R0303	* RAM Location #035C		R
R0247 0049 0000	ZNOOO DATA O			R0304 005C 0000	XNOO7 DATA O		
R0248 R0249	* DAM / #0244		_	R0305	•		
R0250 004A 0000	* RAM Location #034A XN001 DATA 0		R	R0306 R0307 005D 0000	* RAM Location #035D		R
R0251	*			R0308	YN007 DATA 0		
R0252	* RAM Location #034B		R	R0309	* RAM Location #035E		R
R0253 004B 0000	YNOO1 DATA 0			R0310 005E 0000			"
R0254	•			R0311	•		
R0255	* RAM Location #034C		R	R0312	* RAM Location #035F		R
R0256 004C 0000 R0257	ZNOOI DATA 0			R0313 005F	DSPPTS BSS 0		
R0258	* RAM Location #034D		R	R0314 005F 0000 R0315	XD000 DATA 0		
R0259 004D 0000	XN002 DATA 0		π.	R0316	* RAM Location #0360		R
R0260	•			R0317 0060 0000			n,
R0261	* RAM Location #034E		R	R0318	•		
R0262 004E 0000	YN002 DATA 0			R0319	* RAM Location #0361		R
R0263 R0264	* DAM 1		_	R0320 0061 0000	XD001 DATA 0		
R0265 004F 0000	* RAM Location #034F ZN002 DATA 0		R	R0321	* DAM 1		_
R0266	*			R0322 R0323 0062 0000	* RAM Location #0362 YD001 DATA 0		R
R0267	* RAM Location #0350		R	R0324	*		
R0268 0050 0000	XN003 DATA 0			R0325	* RAM Location #0363		R
R0269	•			R0326 0063 0000	XD002 DATA 0		
R0270	* RAM Location #0351		R	R0327	•		
R0271 0051 0000 R0272	YN003 DATA 0			R0328	* RAM Location #0364		R
R0273	* RAM Location #0352		R	R0329 0064 0000 R0330	YD002 DATA 0		
R0274 0052 0000	ZNOO3 DATA 0		N.	R0331	* RAM Location #0365		D
R0275	•			R0332 0065 0000	XD003 DATA 0		"
R0276	* RAM Location #0353		R	R0333	•		
R0277 0053 0000 R0278	XN004 DATA 0			R0334	* RAM Location #0366		R
R0279	* RAM Location #0354			R0335 0066 0000	YD003 DATA 0		
R0280 0054 0000	YN004 DATA 0		R	R0336 R0337	* DAM Location #0367		0
R0281	•			R0338 0067	* RAM Location #0367 DSPPTZ BSS 0		R
R0282	* RAM Location #0355		R	R0339 0067 0000	XD004 DATA 0		
R0283 0055 0000	ZN004 DATA 0			R0340	•		
R0284 R0285	# DAM 1 10055		_	R0341	* RAM Location #0368		R
R0286 0056 0000	* RAM Location #0356 XNO05 DATA 0		R	R0342 0068 0000			
	AROUS DATA U			R0343	•		

APHIC 532020 - 1		DEMONSTRATIO	SSEMBLER PC 1.0 85.157	15:17:30 12-05-85 PAGE 0087	GRAPHIC 32 TMS32020 - TMS				PC 1.0 85.157	15:17:30 12-05- PAGE 0088
344		* RAM Location	#0369	R	S0002	•				
	0000	XD005 DATA	0		S0003					*************
346				_	50004	* Exter	nal Dat	a-Memory	Allocations	
347		* RAM Location		R	S0005 S0006			*******	• • • • • • • • • • • • • • • • • • • •	***************
348 006A	0000	YD005 DATA	0		50006	-	DORG	>0400		
349 350		* RAM Location	#036B	R	50007 0400		DONG	70400		
351 006B	0000		0	ĸ	50009 0400	VSCREG	BSS	0		
52	0000	*	ů		50010	•		•		
53		* RAM Location	#036C	· R	S0011 0000		DORG	0	* data page 08	
54 006C	0000	YD006 DATA	0		S0012	•				
55		•			50013 0000	HESYL	BSS	8		
56		* RAM Location		R	50014	-				
57 006D	0000	XD007 DATA	0		50015 0008	HESYH	BSS	8		
58 59		* RAM Location	#036E	R	S0016 S0017 0010	HEBLL	BSS	8		
60 006E	0000		#036E	ĸ	50017 0010	•	633	0		
61	0000	*	v		50019 0018	HEBLH	BSS	8		
62		* RAM Location	#036F	<b>R</b>	50020	•		-		
	0000	SAVAR2 DATA	"o		S0021 0020	HSBLL	BSS	8		
64		•			S0022	•				
165		<ul> <li>RAM Location</li> </ul>		R	50023 0028	HSBLH	BSS	8		
	0000	SAVAR3 DATA	0		50024			_		
367			******	R	S0025 0030 S0026	HTOTL	BSS	8		
868	0000	* RAM Location NUMR8R DATA	#03/1	ĸ	S0026 S0027 0038	нтотн	BSS	8		
119	0000	COPY	DATAMEM.ASM		50027 0038	•	555	0		
		00/ /	DATABLITANON		50029 0040	VESYL	BSS	8		
					S0030	•				
					S0031 0048	VESYH	BSS	8		
					S0032	•				
					S0033 0050	VEBLL	BSS	8		
					50034		ncc	•		
					S0035 0058 S0036	VEBLH	BSS	8		
					50036	VSBLL	BSS	8		
					50037 0000	*5022	555	Ü		
					50039 0068	VSBLH	BSS	8		
					50040	•				
					S0041 0070	VTOTL	BSS	8		
					50042	•				
					S0043 0078	VTOTH	BSS	8		
					S0044	•				
					50045 0000		DORG	0	* data page 09	
					S0046 S0047 0000	DADUPL	BSS	8		
					S0047 0000 S0048	#	655	0		
					50049 0008	DADUPH	BSS	8		
					50050	•		•		
					S0051 0010	DADSL	BSS	8		
					S0052	•				
					50053 0018	DADSH	BSS	8		
					S0054	· ·	ncc			
					S0055 0020	VINTL	BSS	8		
					S0056 S0057 0028	VINTH	BSS	8		

GRAPHIC

50060

50059 0030

TMS32020 - TMS34061 DEMONSTRATION

CTLRIL BSS

32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157

8

	50060						0800		DORG	>0800	
	S0061 0038	CTLRIH	BSS	8		50092		•			
	S0062	•					0800	DNIYX	BSS	0	
	50063 0040	CTLR2L	BSS	8		50094	l				
	50064						0000		DORG	0	* data page 10
	50065 0048	CTLR2H	BSS	8		50096			55.1.5	•	oaca page 10
	50066	• CTERZII	000	Ü			0000		ncc		
				_				XYNOP	BSS	8	
	50067 0050	STATL	BSS	8		50098		•			
	50068	•					0008	XINC	BSS	8	
	S0069 0058	STATH	BSS	8		50100	1	•			
	S0070	•				50101	0010	XDEC	BSS	8	
	50071 0060	XYOFFL	BSS	8		50102		•			
	50072	•		•			0018	XCLR	BSS	8	
	50072 0068	XYOFFH	DCC	8				ACLK	033	0	
		ATOFFR	000	•		S0104				_	
	50074	•					0020	YINC	BSS	8	
	S0075 0070	XYADRL	BSS	8		S0106		•			
	S0076	•				S0107	0028	XIYI	BSS	8	
	S0077 0078	XYADRH	BSS	8		S0108	1	•			
	50078						0030	XDYI	BSS	8	
	50079 0000		DORG	0	* data page OA	50110			000	J	
	50080		DONG	·	data page un		0038	VCVI	000	8	
			000	_				XCY I	BSS	8	
	50081 0000	DADRL	BSS	8		50112					
	S0082	•					0040	YDEC	BSS	8	
	50083 0008	DADRH	BSS	8		S0114	l.	•			
N	50084	•				50115	0048	XIYD	BSS	8	
23.	50085 0010	VCNTL	BSS	8		50116					
>	S0086			-			0050	XDYD	BSS	8	
	S0087 0018	VCNTH	BSS	8		50118		*	000	U	
ଦ୍ର	50088	VCNIH	033	0					000	•	
<u></u>	30088	-					0058	XCYD	BSS	8	
잨						50120		•			
듄.						50121	0060	YCLR	BSS	8	
S						50122	!	•			
<b>5</b>							0068	XIYC	BSS	8	
ಕ						50124			000	•	
<u> </u>							0070	XDYC	ncc	•	
ğ								XUTC	BSS	8	
Ĕ						S0126				_	
<u> </u>							0078	XCYC	855	8	
<u>5</u> .						0020			END		
3						NO ER	RORS, NO I	MARN I NGS			
u											
≌.											
<b>3</b> 6											
₫.											
8											
zź											
$\sim$											
32											
8											
8											
20											
Graphics Implementation Using the TMS32020 and TMS34061											
7											
ŝ											
$\tilde{\omega}$											
5											
61											

15:17:30 12-05-85

PAGE 0089

GRAPHIC

S0090

S0091 0800

TMS32020 - TMS34061 DEMONSTRATION

32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157

>0800

DORG

15:17:30 12-05-85

PAGE 0090

GRAPHIC LABEL	320 VALUE	20 FAMIL DEFN	Y MACRO ASSEMBLER REFERENCES	PC 1.0 85.	157 15:17	30 12 PAGE 0		GRAPHIC LABEL	320 VALUE	20 FAMIL DEFN	Y MACRO ASSEMBLER REFERENCES	PC 1.0 85.157	15:17:30 PAGE	12-05-85 0092
A ABSIGN ALDONE	0012 000F 086A	R0070 R0060 G0402	C0217 C0269 C0312 F0132 F0147 G0344	C0372 C0438	3 G0042 G004	3 G0044	G0059	D	0007	R0036	F0141 F0165 F0171 F0244 F0247 F0251 F0321 F0324 F0328	F0261 F0264 F027	2 F0292 F02	95 F0303
AMAX	003F	R0216	B0104 C0441 C0443								F0392 F0399			
AMIN	0040	R0219	B0106 C0444					DILI	028C	D0019	D0043			
ASIGN	000E	R0057	F0126 F0149 F0225				C0126	DILIA DIL2	02A2 02A9	D0040 D0046	D0037 D0068			
В	0013	R0074	C0219 C0273 C0316 G0139 G0160 G0204					D1L2A	02BC	D0064	D0062			
BEGIN	0B9B	00023	C0023	00220 0020	. 40303 40340	00300		DIL3	02C4	D0071	00095			
BFLAG	000D	R0054	F0115 F0156 F0231	F0283 F033	F0422 F043	F0463		D1L3A	02DA	D0092	D0089			
BMAX	0041	R0222	B0108 C0453 C0455					D1L4	02E1	00098	D0120			
BMIN	0042	R0225	B0110 C0456					D1L4A	02F4	D0116	D0114			
C11	0016	Q0081	H0063 J0045					02L1	0309 031F	D0139	D0163			
C12	001A	Q0093						D2L1A D2L2	0326	D0160 D0166	D0157 D0190			
C13	001E	Q0105						D2L2A	032C	D0187	D0184			
C21 C22	0017 001B	Q0084 Q0096						D3L1	034F	D0207	00231			
C23	001F	Q0108						D3L1A	0365	D0228	D0225			
C31	0018	Q0087						03L2	036C	D0234	D0256			
C32	001C	Q0099						D3L2A	037F	D0252	D0250			
C33	0020	Q0111						D3L3	0387	D0259	D0283			
C41	0019	Q0090						D3L3A D3L4	039D 03A4	D0280 D0286	D0277 D0308			
C42	001D	Q0102						D3L4A	03B7	D0286	D0308			
C43 CLEAR	0021 04DC	Q0114 E0043	B0083 C0113 C0281	C0301 C032	4 H0122			D4L1	03C9	00323	D0347			
CLOOPI	092E	H0102	H0117	C0301 C032	* 110122			D4L1A	03DF	D0344	D0341			
CLRSAV	0033	R0180	C0251 C0317 C0330	C0331				D4L2	03EE	00357	00379			
CLRSCR	00F7	C0107	C0051					D4L2A	0401	D0375	00373			
CMDADR	006C	P0078	C0024 C0028 C0037					D4L3	0410	00389	D0413			
			C0135 C0148 C0154			5 C0211	C0224	D4L3A D4L4	0426 0435	D0410 D0423	D0407 D0445			
CMDLEN	0017	C0072	C0230 C0246 C0341 C0038	C0360 C039	5 CU418			D4L4A	0448	D0441	D0439			
CMDTBL	0017 00AB	C0072	C0038 C0042 C0072					D5L1	045C	D0462	00490			
CMND	006B	P0075	C0035 C0039 C0043	1				D5L1A	0476	D0487	D0484			
CMTRX	0888	N0039	H0065					D5L2	047D	D0493	D0519			
COLOR	0004	R0027	C0126 C0145 C0158	C0221 C027	5 C0295 C031	3 C0380	C0486	D5L2A	0494	D0515	D0513			
			D0033 D0060 D0085					D5L3 D5L3A	049C 04B6	D0522 D0547	D0550 D0544			
			D0300 D0337 D0371			1 00540	005/1	D5L3A	04BD	D0547	D0579			
COLOR2	000C	R0051	F0090 F0093 G0034 F0094 F0213 F0220			9 60189	G0251	D5L4A	04D4	D0575	D0573			
COLORZ	0000	10031	G0328 G0390 G0441					DA	0035	R0186	C0353 C0373 C0407	C0439 C0446 C044	8	
			G0552 G0561 G0574					DADRH	8000	S0083				
COLORH	000B	R0048	F0092 F0174 F0181					DADRL	0000	50081				
			F0467 G0036 G0196					DADSH	0018	50053				
COLORL	000A	R0045	F0091 F0198 F0206					DADSL DADUPH	0010 0008	S0051 S0049				
205	0007	00122	F0473 G0035 G0184			B G0531		DADUPL	0000	S0049				
COS COSTBL	0027 0AAD	Q0132 M0068	H0068 H0089 H0135 H0067	1 HUL3/ HUL4	1			DB	0036	R0189	C0355 C0377 C0409	C0451 C0458 C046	0	
CTLOOP	091B	H0083	H0145					DECDLY	0050 00F4	C0102	C0088	22.31 00-30 0040	-	
CTLRIH	0038	50061	E0051 E0101 G0025	G0408				DELAY	OODC	C0081	C0050			
CTLRIL	0030	50059	E0049 E0081 E0083	E0099 G002				DELAYI	00E0	C0085	C0278 C0298 C0321			
CTLR2H	0048	S0065	E0055 E0084 E0086					DELTA	052F	F0095	F0106			
CTLR2L	0040	50063	E0053 E0058 E0103	G0027 G024	0 G0317 G041	0		DEMO0	0280	00003	C0065			
CUBER	08FC	H0055	C0071					DEMO1 DEMO2	0281 02FC	D0007 D0125	C0066 C0067			
CUBER2	0902	H0061						DEMO2	0343	D0125	C0068			
								DEMO4	03BF		C0069			

	)
	CIADITICS
	THEFT
(	CSILIS
	Ē
	0202CM
	and
	- MO340
	Ā

23.

GRAPHIC			Y MACRO ASSEMBLER PC	1.0 85.157			GRAPHIC	320	020 FAMIL	Y MACRO ASSEMBLER	PC 1.0 85.157	15:17:30 12-05-85
LABEL	VALUE	DEFN	REFERENCES		P	AGE 0093	LABEL	VALUE	DEFN	REFERENCES		PAGE 0094
· DEMO5	0450	D0450	C0070				LE3	08AF	G0481	G0420		
DH	0026	R0139	G0081 G0087 G0095 G00		0 G0112 (	G0114	LE4	08B7	G0495	G0421		
DL	0027	R0144	G0082 G0096 G0098 G01	11 G0113			LE5	08BC	G0506	G0422		
DOCOS	0952	H0135	H0132				LE6	08C3	G0519	G0423		
DONE	0667	F0405	F0176 F0184 F0201 F02					08C7	G0529	G0424		
			F0278 F0301 F0309 F03	26 F0330 F0354	4 F0362 I	F0381 F0389	LINE	0524	F0084	C0130 C0149 C0188	C0201 C0296 D004	0 D0065 D0092 D0117
			F0397 F0403 F0444 F04	48 F0455 F0470	F0476					D0160 D0187 D0228	D0253 D0280 D030	5 D0344 D0376 D0410
DONE 1 L	0867	G0399	G0388 G0393							D0442 D0487 D0516	D0547 D0576 L005	2 L0066 L0080 L0092
DONE 1 U	077C	G0198	G0187 G0192							L0106 L0120 L0134	L0148 L0164 L017	8 L0192 L0204
DP0	OC5C	P0016					LINEC	010F	C0135	C0053		
DP4	0200	Q0008	H0063 H0073 I0041 J00	45 K0081			LOOP1	0734	G0139	G0199		
DP6	0300	R0008	H0056 H0084 H0085 H00	86 L0040 L008;	2 L0093 I	L0094 L0152	LOOP2	0781	G0204	G0266		
			L0194				L00P3	07DC	G0282	G0343		
DRR	0000	P0021					LOOP4	0829	G0348	G0400		
DSPPTS	005F	R0313	H0085 L0040 L0082 L00	93			LOOPE	0824	G0342	G0281		
DSPPTZ	0067	R0338	L0094 L0152 L0194				L00PX	070D	G0103	G0117		
DUMMY	0020	A0042	A0026 A0028 A0030 A00	34 A0036 A0038	3 A0040 A	A0042	LSBASE	0878	G0417	G0244 G0321		
DUMONE	00DB	C0077	C0034 C0036 C0037 C00	62 (0063			MTRX4	0973	J0044	H0110		
DX	0005	R0030	C0411 C0463 C0470 C04			F0134 F0137	NARROW	0830	G0365	G0301		
			F0140 F0142 F0144 F04	13 F0416 F043	2		NILPT	0728	G0127	G0128		
DXPOS	0673	F0419	F0414				NINE6	0045	R0234	B0116 D0142 D0146		
DXR	0001	P0024					NPOINT	0030	R0171	C0156 C0160 C0165		
DY	0006	R0033	C0413 C0475 C0482 C04	84 F0107 F013	1 F0135 I	F0136 F0138	NRMPTS	0047	R0240	H0056 H0084 H0086		
EL DOET	0100		F0459				NUMR8R	0071	R0369	H0078 K0066		
ELPSET ENDTBL	010D 0B6C	C0341 M0259	C0060 H0131 H0138				NXTROT	095C	H0142	H0139		
FELIPS	06BB	G0018	C0225 C0276 C0319 C03	07 00400			OLINCI	059F	F0202	F0193		
FELPSC	0158	C0211	C0223 C0276 C0319 C03	67 00490			011NC2 010R4	0588 056F	F0177 F0149	F0166		
FILL2	0693	F0445	F0438				OIXIYI	05B4		F0210		
FILLC	0063	P0051	E0046 E0062				O21NC1	05CB	F0218 F0246	FU210		
FIVE6	0044	R0231	B0114 D0173 D0177 D02	16 00243 0026	2 00205	nn332 nn344	021NC1	05D1	F0250	F0245		
	0044	MOLSI	D0398 D0432 D0473 D04				021NC2	05BC	F0235	F0148		
			D0568	50504 50500		00337 00304	02X0Y1	05DA	F0263	. 0140		
GREG	0005	P0036	B0025				OZXIYI	05E4	F0271	F0262		
HEBLH	0018	50019					OBINCI	0611	F0323	. 0202		
HEBLL	0010	50017					O3 I NC2	0617	F0327	F0322		
HESYH	8000	S0015					03X0YI	05F6	F0294			
HESYL	0000	50013					O3XDYI	0600	F0302	F0293		
HL I NE	066A	F0411	F0108				041NC1	065F	F0398	F0390		
HOZHI	068A	F0438	F0447 F0454				O41NC2	064A	F0382	F0371		
HOZLO	0699	F0449	F0436				O4XDY0	0627	F0347			
HSBLH	0028	S0023					O4XDY I	0631	F0355	F0346		
HSBLL	0020	50021					OCT1	0572	F0154			
нтотн	0038	S0027					OCTIHI	0579	F0165	F0200 F0208 F0216	F0222	
HTOTL	0030	S0025					OCT I HL	05A9	F0210	F0169		
IMR	0004	P0033	B0024	500.46 5004			OCTILO	0592	F0192	F0157 F0183		
INCRI	8000	R0039	F0139 F0167 F0202 F02 F0372 F0398	11 10246 1026	3 FU294 I	F0323 F0347	OCT2	05BF	F0230			
INCR2	0009	R0042	F0143 F0177 F0194 F02	10 50250 5027			OCT2H1	05C4	F0240	F0248 F0277		
INCRE	0009	RUU42	F0382 F0391	18 10250 1027	1 10302	10327 10355	OCT2LO	0507	F0261	F0232 F0252 F0269		
INIT	0022	B0011	A0024 C0049				OCT3HI	05EE	F0282	F0226		
INTO	0002	A0026	70024 00045				OCT3H1	05F3 060A	F0292 F0317	F0300 F0329 F0284 F0308 F0325		
INTI	0002	A0028					OCT4	061D	F0317	F0150		
INT2	0004	A0030					OCT4HI	0624	F0334 F0345	F0388		
LEO	0898	G0440	G0417				OCT4HL	0654	F0345	F0374		
LEI	0A80	G0454	G0418				OCT4HL	063B	F0370	F0374 F0337 F0353 F0361	F0396 F0402	
LE2	08A9	G0469	G0419				301-0	3030	. 0370	. 5557 1 5555 1 5561	. 0370 1 0=02	
			•									

GRAPHIC LABEL	320 VALUE	20 FAMIL DEFN	Y MACRO ASSEMBLER REFERENCES	PC 1.0 85.157	15:17:30 12-05-85 PAGE 0095	GRAPHIC LABEL	320 VALUE	20 FAMIL DEFN	Y MACRO ASSEMBLER REFERENCES	PC 1.0 85.157	15:17:30 12-05-85 PAGE 0096
ONE	0062	P0048			C0147 C0172 C0186	RPTCNT	0400	H0051	н0079		
ONE6	002E	R0165	B0098 B0101 B0103 C0140 C0142 C0144 C0218 C0220 C0233 C0346 C0348 C0350 C0398 C0400 C0402 C0487 D0022 D0034	C0157 C0159 C0168 C0235 C0238 C0240 C0352 C0354 C0356 C0404 C0406 C0408 D0036 D0038 D0053	0 C0122 C0125 C0138 0 C0182 C0214 C0216 0 C0242 C0334 C0344 0 C0381 C0383 C0385 0 C0410 C0412 C0414 0 D0061 D0074 D0086	RSBASE SAVARO	0888 002F	G0426 R0168	D0041 D0046 D0066 D0166 D0188 D0207 D0306 D0323 D0345	D0071 D0093 D009 D0229 D0234 D025 D0357 D0377 D038	8 C0436 C0491 D0019 8 D0118 D0139 D0161 4 D0259 D0281 D0286 9 D0411 D0423 D0443 8 D0553 D0577 H0083
			00158 00181 00183 00276 00278 00301	D0185 D0222 D0224 D0338 D0340 D0342	00135 00154 00156 00226 00249 00274 00372 00404 00406 00541 00543 00545	SAVAR2 SAVAR3	006F 0070	R0363		L0146 L0163 L016	1 L0104 L0107 L0118 6 L0177 L0180 L0191
OSCRX1 OSCRX2 OSCRX3 OSCRX4 OSCRY1 OSCRY2	073A 0787 07E2 082F 0751 079E	G0144 G0209 G0287 G0353 G0163 G0229	D0572 G0121 G0223 G0142 G0207 G0285 G0351 G0161 G0227		003-10	SAVCLR	0031	R0174	C0241 C0250 C0253 C0379 C0382 C0386 D0039 D0059 D0064 D0152 D0155 D0159 D0227 D0247 D0252 D0336 D0339 D0343 D0441 D0459 D0479	C0254 C0274 C029 C0405 C0485 C048 D0084 D0087 D009 D0179 D0182 D018 D0272 D0275 D027 D0370 D0375 D040 D0482 D0486 D051	4 C0329 C0332 C0351 9 D0016 D0032 D0035 11 D0111 D0116 D0136 6 D0204 D0220 D0223 9 D0299 D0304 D0321 2 D0405 D0409 D0436 0 D0515 D0539 D0542
OTEST PARSER PAXCNT PIXCNT PIXELC PLOOP PLOT	0561 008F 002D 002C 0100 0093 09B3	F0138 C0021 R0162 R0159 C0118 C0025 L0037		G0303 G0326 G0329 G0125 G0176 G0177		SAVEA SAVEB SAVREG SCALE SETEO	0032 0046 0064 0B97 01F2	R0177 R0237 P0054 N0052 C0363	G0120 G0274 G0279 G0021 G0403 H0075	C0260 C0303 C035	7 C0363 C0415 C0433
PLOT1 PLOT2 PLOT3 POLY1	071E 072B 07CD 012C	G0118 G0132 G0270 C0165	G0123 G0200 C0162			SETE1 SETE1E SETE2 SIN SINTBL	01F5 020E 020B 0026 0A6D	C0366 C0389 C0387 Q0129 M0004	C0390 C0364 C0384 H0070 H0092 H0128 H0069 H0133 H0140		
POLYC POLYD POLYL POLYN POSDX	0120 0154 0137 0145 0558	C0154 C0204 C0176 C0190 F0130	C0055 C0163 C0196 C0174 F0128			SLHIL SLHIU SLHLL SLHLU SLLOL	0861 0776 085A 076F 0852	G0394 G0193 G0389 G0188 G0383	G0381 G0387 G0392 G0180 G0186 G0191 G0394 G0193		
POSY PRD PRJCTN R11 R12	053D 0003 0993 0012 0014	F0107 P0030 K0061 Q0069 Q0075	F0097 B0022 H0111 H0090 I0041 H0093 H0095			SLLOU SPEED SPIN SPINO SPINI	0767 0034 0169 0186 0189	G0182 R0183 C0230 C0260 C0263	C0243 C0257 C0270 C0059 C0336 C0284	C0313	
R21 R22 RATE RE0	0013 0015 0004 08CC	Q0072 Q0078 H0050 G0540	H0096 H0091 H0071 G0426			SPINIE SPIN2 SPIN2E STATH	01A0 01B9 01D0 0058	C0283 C0306 C0326 S0069	C0261 C0327 C0304		
RE 1 RE 2 RE 3 RE 4 RE 5	08D2 08D5 08DC 08E0 08E8	G0552 G0561 G0574 G0584 G0598	G0427 G0428 G0429 G0430 G0431			STATL STEPX STEPY STOP STS0	0050 071B 06FD 00D9 0060	S0067 G0116 G0089 C0076 P0042	C0098 C0099 E0077 G0088 G0102 G0101 G0115 C0064 C0076 E0044 E0107 F0085		4
RE6 RE7 RESET RIGHT1	08ED 08F6 0000 07BC	G0609 G0624 A0024 G0254	G0432 G0433 G0250			STS1 SYNC SYNCH T1H	0061 0098 0069 0014	P0045 C0029 P0069 R0078	C0033 C0029 C0031 G0046 G0073	. 5-55 65517 6041	-
RIGHT2 RINT ROMDAT ROTZ	0816 001A 0B6D 0962	G0331 A0036 N0007 I 0040	G0327 B0099 H0109			T1L T2H T2L T3H	0015 0016 0017 0018	R0081 R0084 R0087 R0090	G0047 G0074 G0049 G0091 G0050 G0092 G0054 G0060 G0075		

GRAPHIC LABEL	320 VALUE	20 FAMIL DEFN	Y MACRO ASSEMBLER REFERENCES	PC 1.0 85.157	15:17:30 12-05-85 PAGE 0097	GRAPHIC LABEL	320 VALUE	020 FAMIL DEFN	Y MACRO ASSEMBLER REFERENCES	PC 1.0 85.157	15:17:30 12-05-85 PAGE 0098
T3L	0019	R0093	G0055 G0064 G0076			х	0022	R0120	H0103 10045 10051		
T4H	001A	R0096	G0057 G0105			XI	0000	R0014		C0287 D0021 D004	48 D0073 D0100 D0141
T4L	001B	R0099	G0058 G0106						D0168 D0209 D0236	D0261 D0288 D032	25 D0359 D0391 D0425
T5H	001C	R0102	G0066 G0079								05 F0110 F0114 F0118
T5L	001D	R0105	G0067 G0080								25 F0426 F0428 G0144
Т6Н	001E	R0108	G0068 G0103 G0107						G0152 G0209 G0217	G0287 G0295 G035	53 G0361 L0042 L0056
T6L	001F	R0111	G0069 G0104 G0108							L0111 L0125 L013	39 L0154 L0168 L0182
T7H	0020	R0114	G0071 G0089 G0093			XIH			L0196		
T7L	0021	R0117	G0072 G0090 G0094			VILL	0028	R0147		GU218 GU222 GU2	36 G0296 G0300 G0313
THETA	0028	Q0135	H0072 H0129 H0136		0 00000 00004 00001	XIL	0029	R0150	G0362 G0374	COLTO CO220 CO2	33 G0245 G0298 G0310
THREE6	0043	R0228			2 D0239 D0264 D0291 9 D0496 D0500 D0525	AIL	0023	K0130	G0322 G0364 G0371	60179 G0220 G023	33 GU245 GU298 GU31U
			D0529 D0556 D0560		9 00496 00300 00323	X2	0002	R0021			25 D0050 D0077 D0102
TIM	0002	P0027	00323 00330 00300								90 D0327 D0361 D0393
TIMDLY	006A	P0072	C0082 C0085 C0248	ı							03 F0104 F0109 F0411
TINT	0018	A0034	*****								90 G0291 G0356 G0357
TMP1	0068	P0066	C0086 C0108 C0112	!					L0046 L0060 L0074	L0088 L0101 L011	15 L0129 L0143 L0158
TRAP	001E	A0040							L0172 L0186 L0200		
VCNTH	0018	S0087				X2H	002A	R0153	G0149 G0156 G0214	G0221 G0292 G029	∍9 G0358
VCNTL	0010	50085				X2L	002B	R0156	G0151 G0174 G0216		
VCX	0023	Q0120				XA	0022	R0121			07 C0343 C0367 C0397
VCY	0025	Q0126									47 D0072 D0075 D0099 08 D0235 D0260 D0287
VEBLH	0058	S0035 S0033							D0127 D0140 D0143	D0167 D0197 D020	90 D0416 D0424 D0452
VEBLL VESYH	0050 0048	50033							D0463 D0466 D0494		
VESYL	0040	50029				XB	0024	R0129			71 C0311 C0314 C0347
VINTH	0028	50057	C0097 E0076								37 C0440 D0013 D0024
VINTL	0020	50055	C0095 E0074								31 D0144 D0147 D0169
VLINE	06A2	F0459	F0127								62 D0265 D0289 D0292
VRTHI	06AB	F0465	F0469								63 D0387 D0392 D0395
VRTICS	0B73	N0014	H0059								70 D0498 D0501 D0527
VRTLO	06B3	F0471	F0464 F0475								61 L0069 L0075 L0083
VSBLH	0068	50039	C0092 E0070			XC	0010	R0063	L0159 L0167 L0173		
VSBLL	0060	50037	C0091 E0068			ΑC	0010	KUUGS	G0283 G0288 G0349		40 G0145 G0205 G0210
VSCIN VSCREG	0033 0400	B0029 S0009	D0022 E0000 C0122	COLEE CO231 CO24	40 G0257 G0259 G0270	XCLR	0018	50103	40203 40200 40349	00334 30036 KUU	73 K0077 K0063
VOCKEG	0400	50009	G0308 G0317 G0334		10 40237 40239 40270	XCYC	0078	50127			
VSX	0022	Q0117	H0073 K0081	4 40550 40507		XCYD	0058	50119			
VSY	0024	00123	110075 110001			XCYI	0038	50111			
VTOTH	0078	50043				XD000	005F	R0314			
VTOTL	0070	50041				XD001	0061	R0320			
WAITI	00E5	C0089	C0102			XD002	0063	R0326			
WAITD	00EF	C0099	C0101			XD003	0065	R0332			
WAITI	04FF	E0078	E0080			XD004 XD005	0067 0069	R0339 R0345			
WELP0	0237	C0433	00403			XD005	006B	R0351			
WELPI WELPIE	023A 027C	C0436 C0492	C0493 C0434			XD006 XD007	006D	R0351			
WELPTE WELP2	02/6	C0446	C0442			XDEC	0010	50101	F0335		
WELP3	0249	C0449	C0445			XDYC	0070	50125			
WELP4	0254	C0458	C0454			XDYD	0050	S0117			
WELP5	0257	C0461	C0457			IYOX	0030	S0109	F0282 F0334		
WELP6	0262	C0470	C0466			XINC	8000	50099	E0066 F0155 F0434	G0178 G0241 G03	18 G0379
WELP7	0265	C0473	C0469			XINT	001C	A0038			
WELP8	0270	C0482	C0478			XIYC	0068	50123			
WELP9	0273	C0485	C0481			TYIX	0048 0028	S0115 S0107	F0154 F0230		
WELPSC	0212	C0395	C0061			XH	0028	R0133	FU134 FU23U		
WIDE	0797	G0223	G0158				3023				

3 •	GRAPHIC LABEL	320: VALUE		MACRO ASSEMBLER REFERENCES	PC 1.0 85.157	15:17:30 PAGE		GRAPHIC LABEL	320: VALUE	20 FAMILY DEFN	MACRO ASSE REFERENCES	MBLER	PC 1.0 85.157	7 15:17:30 12-05-85 PAGE 0100
,	XMAX	0037	R0192	B0100 C0420 D0129	D0349 D0385			YDEC	0040	S0113				
Í	XMAXA	003B		C0422 C0465 C0467				YINC	0020		F0146 F0461			
1								YM	0026		FU146 FU461			
	XMIN	0038		C0423						R0138				
i	XMINA	003C		C0425 C0468				YMAX	0039				D0381 D0419	
7	XN000	0047	R0241					YMAXB	003D		C0428 C0477	C0479		
	XN001	004A	R0250					YMIN	003A		C0429			
Ī	XN002	004D	R0259					YMINB	003E	R0213	C0431 C0480	)		
	XN003	0050	R0268					YN000	0048	R0244				
	XN004	0053	R0277					YN001	004B	R0253				
	XN005	0056	R0286					YN002	004E	R0262				
	XN006	0059	R0295					YN003	0051	R0271				
_	XN007	005C	R0304					YN004		R0280				
7	XP	0000		H0113 K0087				YN005		R0289				
i	XR	0025		10049 J0049 J0058	10067			YN006		R0298				
1					30067			YN007						
÷	XYADRH	0078		E0061						R0307				
_	XYADRL	0070		E0060 G0259 G0336							H0115 K0091			
2	XYIND	0800			F0155 F0230 F0282						10055 J0051	J0060	J0069	
				F0434 F0460 F0461	G0137 G0178 G0241	G0275 G03					H0107			
ڋ	XYNOP	0000		F0145 F0433 F0460							J0074 K0062	K0065	K0068	
3	XYOFFH	0068	S0073	G0165 G0231 G0257	G0308 G0334 G0369				0013	R0073	K0069 K0070	K0073	K0074	
3	XYOFFL	0060	50071	F0088 G0132 G0270				ZCSIGN	0014	R0077	K0063 K0071	K0072		
	Υ	0023		H0105 10047 10053				ZM	0027	R0143				
!	YI				C0291 D0029 D0052	00081 001	104 D0149			R0247				
,					D0267 D0294 D0331			ZN001		R0256				
3					00563 F0096 F0098					R0265				
5					G0169 G0172 G0229					R0274				
3					L0099 L0113 L0127					R0283				
2				L0184 L0198	C0033 C0113 C0127	C0141 C01				R0292				
2	v2	0000												
	Y2	0003			C0200 C0293 D0031					R0301				
					D0246 D0271 D0298				005E					
					D0536 D0567 F0095			ZR	0027	R0142	H0108 J0053	J0062	J0071	
					G0373 G0376 L0049									
					L0145 L0161 L0175									
	YA	0023	R0125	C0169 C0199 C0234	C0266 C0289 C0309	C0345 C03	369 C0399							
				C0473 C0476 D0011	D0028 D0051 D0054	00080 DO1	103 D0106							
				D0128 D0148 D0171	D0174 D0200 D0214	D0217 D02	241 D0244							
					00296 D0319 D0330									
					D0399 D0420 D0430									
					D0531 D0534 D0562		**********							
	YB	0025			C0239 C0272 C0290		215 (0222							
	16	0023		C0170 C0104 C0133	C0239 C0272 C0230	C0232 C03	440 CO4E2							
					D0058 D0082 D0107									
					D0218 D0245 D0270									
					D0400 D0421 D0434									
					00538 00566 00569									
				L0071 L0078 L0085	L0162 L0169 L0176	L0183 L01	190 L0197							
	YC	0011	R0066	C0215 C0267 C0310	C0370 C0474 G0159	G0225 G02	278 G0280							
					K0078 K0080 K0089									
	YCLR	0060	50121											
	YD000	0060	R0317											
	YD001	0062	R0323											
	YD002	0064	R0329											
	YD003	0066	R0335											
	YD004	0068	R0342											
	YD005	006A	R0348											
<b>`</b>	YD006	006C	R0354											
í	YD007	006E	R0360											

# 24. Control System Compensation and Implementation with the TMS32010

Charles Slivinsky
Department of Electrical Engineering
University of Missouri - Columbia

Jack Borninski Digital Signal Processing - Semiconductor Group Texas Instruments

#### INTRODUCTION

Algorithms, software, and hardware for designing and implementing a digital control system using the Texas Instruments TMS32010 signal-processing microprocessor are presented in this application report. Microprocessors, such as the TMS32010, are increasingly being used to implement algorithms for the control of feedback systems. The major factors contributing to this trend are increased availability and lower cost of suitable digital hardware.

Current and potential applications include servo motor control, process control, robot arm and disk head controllers, and temperature and pressure controllers. Military and aerospace applications include stabilized platforms, flight control and autopilot systems, inertial reference systems, and general servomechanisms.

In meeting control system requirements, designers face many alternatives. Cost, size, weight, power, and reliability decisions are typically application dependent. This report highlights the tradeoffs in developing algorithms, software, and hardware for a digital control system.

### DIGITAL CONTROL SYSTEMS

#### General Considerations

A digital controller is a signal processing system that executes algebraic algorithms inherent to the control of feedback systems (i.e., compensator and filter algorithms). Together with the plant (system to be controlled) and signal-acquisition circuitry, the digital controller makes up a digital control system such as the one shown in Figure 1.

Note that the system requires analog-to-digital (A/D) converters for the external (command) inputs and for the state-variable feedback inputs to the digital controller. The system also requires a digital-to-analog (D/A) converter for the control outputs to the plant.

The advantages of the digital control approach over the analog approach are:

- Ability to implement advanced control algorithms with software rather than specialpurpose hardware
- 2. Ability to change the design without changing the hardware
- Reduced size, weight, and power, along with low cost
- 4. Greater reliability, maintainability, and testability
- Increased noise immunity.

# Microprocessor Selection and System Development Cycle

Choosing an appropriate microprocessor is an important factor in efficiently implementing a digital control design. A class of special-purpose (as opposed to general-purpose) digital signal-processing microprocessors has been developed to enable fast execution of digital control algorithms. The Texas Instruments TMS32010 provides several beneficial features for implementing digital control system elements through its architecture, speed, and instruction set.

A prominent feature of the TMS32010 is the on-chip,  $16 \times 16$ -bit multiplier that performs two's-complement multiplication and produces a 32-bit product in a single 200-ns instruction cycle. The TMS32010 instruction set includes special instructions necessary for fast implementation of sum-of-products computations encountered in digital filtering/compensation and Fourier transform calculations. Most of the instructions critical to signal processing execute in one instruction cycle. References [1,2] give full details of the TMS32010 hardware and software considerations.

Many system development tools are available and may be used for digital control system design.<sup>3</sup> Figure 2 outlines




Figure 1. Digital Control System




Figure 2. Digital Control System Development Phases

the system development cycle and ties the development tools to different project phases.

Among the non-TI development aids, an interactive program called the Digital Filter Design Package developed by Atlanta Signal Processors Incorporated, may be useful in digital control system design. This program designs various types of filters, compensators, and other structures. It can be used when, for example, there is a need for several notch filters to filter out unwanted frequencies in a digital feedback loop.

### DIGITAL COMPENSATOR DESIGN

Alternative methods exist for designing digital compensators. This section outlines several approaches to digital controller design and points out the analytical tools useful in the design process.

### Design Based on Analog Prototype

A commonly used method of designing a digital control system is to first design an equivalent analog control system using one of the well-known design procedures. The resulting analog controller (analog prototype) is then transformed to a digital controller by the use of one the transformations described below.

The design of the analog controller may be carried out in the s-plane using design methods such as root-locus techniques, Bode plots, the Routh-Hurwitz criterion, state-variable techniques, and other graphic or algebraic methods. The purpose is to devise a suitable analog compensator transfer function which is transformed to a digital transfer function. This digital transfer function is then inverse z-transformed to produce a difference equation that can be implemented as an algorithm to be executed on a digital computer. Two of the analog-to-digital transformation

methods, the matched pole-zero and the bilinear transformation, are described as follows:

 The matched pole-zero (matched Z-transform) method maps all poles and zeroes of the compensator transfer function from the s-plane to the z-plane according to the relation:

$$z = e^{sT}$$

where T is the sampling period.

If more poles than zeroes exist, additional zeroes are added at z=-1, and the gain of the digital filter is adjusted to match the gain of the analog filter at some critical frequency (e.g., at DC for a lowpass filter). This method is somewhat heuristic and may or may not produce a suitable compensator.

The bilinear (Tustin) transformation method approximates the s-domain transfer function with a z-domain transfer function by use of the substitution:

$$s = \frac{2}{T} \frac{z-1}{z+1}$$

As in the matched pole-zero method, the bilinear transformation method requires substitution for s. Compensators in parallel or in cascade maintain their respective structures when transformed to their digital counterparts. This substitution maps low analog frequencies into approximately the same digital frequencies, but produces a highly nonlinear mapping for the high frequencies.

To correct this distortion, a frequency prewarping scheme is used before the bilinear transformation. The frequency prewarping operation results in matching the single critical frequency between the analog domain and the digital domain. To achieve this result, the prewarping operation replaces each s in the analog transfer function with  $(\omega_0/\omega_p)$ s where  $\omega_0$  is the frequency to be matched in the digital transfer function and

$$\omega_{\rm p} = \frac{2}{T} \tan \frac{\omega_{\rm o} T}{2}$$

Bilinear transformation with frequency prewarping provides a close approximation to the analog compensator<sup>5</sup> and is the most commonly used technique. Other methods for converting a transfer function from the analog to the digital domain are: the method of mapping differentials<sup>18</sup>,

the impulse-invariance method<sup>6</sup>, the step-invariance method<sup>18</sup>, and the zero-order hold technique.<sup>6</sup>

The basic disadvantage of design based on an analog prototype is that the discrete compensator is only an approximation to the analog prototype. This analog prototype is an upper bound on the effectiveness of the closed-loop response of the digital compensator.

### **Direct Digital Design**

The direct digital design technique is a design method where a digital control system design is carried out from the very beginning in the z-domain to produce a digital control algorithm. Various pole-placement and relocation techniques are used to position the poles and zeroes of the system's z-domain transfer function to yield the required system performance.

The root-locus method in the z-plane is similar to the root-locus design in the s-plane in that both are based on observing the position of the closed-loop poles as a function of the system gain. However, the effect of the locations of the poles and zeroes on system performance is not the same as in the s-plane. Knowledge of such correspondences in the z-plane allows those familiar with continuous system design to design digital compensators. For example, in stabilizing an unstable system, the adjustable gain is used to move the poles inside the unit circle instead of inside the left-half plane. A phase-lead controller may be employed to shift the root-locus to the left, which results in a system that responds faster. A phase-lag controller may be designed to allow for higher loop gain to produce smaller steady-state errors and improved disturbance rejection. <sup>10</sup>

The z-domain designer may also use pole-zero cancellation. In this technique, some of the poles and zeroes of the digital transfer function of the plant may be cancelled by zeroes and poles of the digital compensator. The compensator then introduces additional poles and zeroes at locations that enable the designer to achieve the desired performance characteristics. This method may affect system stability due to "inexact cancellation". If the poles of the plant that are to be cancelled lie close to the unit-circle, inexact cancellation may cause the system root-locus to go outside the unit circle at some point. This makes the system conditionally stable or unstable.

In a system where fast response to the control input is required, a "deadbeat" approach may be taken. The deadbeat controller cancels all the zeroes and poles of the plant and introduces a pole at z = 1. The result is that the system output reaches its steady-state value in one sampling period with no overshoot. In practice, an ideal deadbeat controller is difficult to implement because of inexact cancellation. Although the output does not experience overshoot, it may oscillate between sampling instants. The design is "tuned" in the sense that the system response may be acceptable for a step input but not acceptable for other inputs.

With z-plane design, conventional design techniques can be used to place the closed-loop system poles exactly where desired. The approximations associated with digitizing an analog prototype are thereby eliminated. The disadvantage of this technique is the relative difficulty of visualizing the effect of pole-zero locations in the z-plane on system performance. To overcome the disadvantage of the z-plane technique, the designer can use the w-plane or, better yet, the w'-plane design technique. 5 Both techniques transform the design to a plane similar to the s-plane by means of the same kind of substitution as in the bilinear transformation described earlier. This procedure thereby allows the use of the familiar s-plane and frequency-domain methods of continuous-system design. The designer proceeds by first transforming the continuous plant to the z-domain and thence to the w-plane or w'-plane. The appropriate compensator is then devised and transformed back to the z-plane, where it is used to specify the corresponding computational algorithm.

### State-Variable Design Methods

State-variable design methods can also be used, including state-variable feedback and optimal control based on quadratic synthesis.

In the state-variable feedback technique, all of the states are measured and fed back through constant gains. This allows all of the closed-loop poles to be positioned at any desired locations in the z-plane, but does not affect the positions of the system zeroes.

In a design based on quadratic synthesis, a performance index or cost function is minimized by proper choices of the control law or feedback compensator. In the most practical design, the resulting compensator has the same form as that resulting from the application of direct digital design techniques.<sup>7</sup>

#### DIGITAL COMPENSATOR IMPLEMENTATION

Digital compensator algorithms execute on processors that use finite-precision arithmetic. The signal-quantization errors associated with finite-precision computations and the methods for the handling of these errors are presented in this section.

### **Fixed-Point Arithmetic and Scaling**

Computation with the TMS32010 is based on the fixedpoint two's-complement representation of numbers. Each 16-bit number has a sign bit, i integer bits, and 15-i fractional bits. For example, the decimal fraction +0.5 may be represented in binary as

### 0.100 0000 0000 0000

This is Q15 format since it has 15 fractional bits, one sign bit, and no integer bits. The decimal fraction +0.5 may equivalently be represented in Q12 format as:

#### 0000.1000 0000 0000

This number is in the Q12 format because it has 12 fractional bits, one sign bit, and three integer bits. Note that the Q15 notation allows higher precision while the Q12

notation allows direct representation of larger numbers.

For implementing signal-processing algorithms, the Q15 representation is advantageous because the basic operation is multiply-accumulate and the product of two fractions remains a fraction with no possible overflows during multiplication. When the Q12 format is used, a software check for overflow is necessary. The subsection, OVERFLOW AND UNDERFLOW HANDLING, provides a detailed analysis of overflow handling.

In the case where two numbers in Q15 are multiplied, the resulting product has 30 fractional bits, two sign bits, and (as expected) no integer bits. To store this product as a 16-bit result in Q15, the product must be shifted left by one bit and the most-significant 16 bits stored. The TMS32010 instruction SACH allows for this one-bit shift.

In the case where a Q15 number is to be multiplied by a 13-bit fractional signed constant represented as a Q12 number, the result (to correspond with Q15) must be left-shifted four bits to maintain full precision. The TMS32010 instruction SACH allows for the appropriate shift. The Q15 and Q12 representations are used in the example in the section, DESIGN EXAMPLE: RATE-INTEGRATING GYRO STABILIZATION LOOP.

When fixed-point representations are used, the control system designer must determine the largest magnitudes that can occur for all variables involved in the computations required by the digital compensator. (Floating-point representations allow larger magnitudes, but take more time for the microprocessor to perform the required computations.) Once these largest magnitudes are known, scaling constants can be used to attenuate the compensator input as much as necessary to ensure that all variables stay within the range that can be expressed in the given representation.

Several methods are used to determine bounds on the magnitudes of the variables. One method, called upper-bound scaling, provides a useful, although sometimes too conservative, bound on the magnitude, yet it is straightforward to calculate. Consider a variable y(n) that is obtained as the output of a digital compensator H(z) when the input is the sequence x(n). The bound on y(n) is given by

$$y_{max} = |x_{max}| \sum_{n=1}^{\infty} |h(n)|$$

where  $x_{max}$  is the maximum value in x(n) and the sequence h(n) is the unit-sample response sequence for the digital compensator H(z).

Other methods for estimating the upper bound are  $L_{p}\text{-}$  norm scaling, unit-step scaling, and the averaging method. 9.10

After  $y_{max}$  is determined, the scale factor can be chosen as the multiplier that is applied to x(n) prior to the compensator computations to ensure that y(n) remains within the required bounds. In addition, the control system designer may have knowledge concerning the bounds on the compensator variables based on prior experience, the

characteristics of the corresponding variables of analog prototypes, and simulation results.

### **Finite-Wordlength Effects**

All variables involved in the digital compensator — the input, the compensator coefficients, the intermediate variables, and the output — are represented as finite-wordlength numbers. This restriction gives rise to errors. Another source of errors is the truncation or rounding that takes place when the 32-bit product of two 16-bit numbers is stored as a 16-bit number. Both of these errors give rise to the finite-wordlength effects discussed in this section.

The representation of the compensator input as a finite-precision (quantized) number produces an input-quantization error. The size of this error for a rounding scheme can be anywhere from  $-(2^{-B})/2$  to  $(2^{-B})/2$  where B is the number of bits in a word. The input-quantization error is usefully modeled as a zero-mean random variable uniformly distributed between its positive and negative bounds. A technique  $^{5,10}$  is available to calculate the variance of the corresponding error at the compensator output (its mean is zero). In this manner, the designer can determine the effect of input quantization on the compensator output.

Similar quantization errors are associated with the multiplication process. Each multiplication is assumed to produce the "true" product with an error that is a zero-mean, uniformly distributed random variable. The variance of the corresponding error at the compensator output can be calculated in the same manner as for the error due to input quantization. These individual variances are then added to measure the total effect at the compensator output for each truncation or rounding.

Another way to describe the effects of truncation or rounding is in terms of ''limit cycles'' which are sustained oscillations in the closed-loop system. These oscillations are caused by nonlinearities within the loop. In this case, the nonlinear quantizations are associated with the multiplications. Limit cycles persist even when the system input goes to zero, and their amplitude can be sizeable. No general theory is available to treat this nonlinear phenomenon. Bit-level simulations which model the compensator and the complete closed-loop system are used to ascertain their presence and effect on the closed-loop performance.

When a digital compensator is implemented as an algorithm to be executed on finite-precision hardware, a problem arises with implementing the coefficients present in the corresponding transfer function (see section, TMS32010 IMPLEMENTATION OF COMPENSATORS AND FILTERS). The infinite-precision compensator coefficients must be rounded and stored using a finite-length, fixed-point binary representation. Due to this coefficient-quantization effect, the performance of the implemented filter will deviate from the performance of the designed digital filter.

The deviation in performance can be estimated by computing the filter's pole and zero locations and the corresponding frequency response magnitude and phase for the compensator with the quantized coefficients. Coefficient quantization forces the filter's poles and zeroes into a finite number of possible locations in the z-plane and is of most concern for filters with stringent specifications, such as narrow transition regions.

The designer must choose the filter structure least sensitive to inaccurate coefficient representation. The choice should be of a modular rather than a direct filter structure. For example, a higher-order filter should be implemented as a cascade or parallel combination of first-order and second-order blocks. The reason for this choice is the lesser sensitivity to coefficient variations of the roots of low-degree polynomials in comparison with high-degree polynomials. Several methods for selecting the filter structures least affected by coefficient quantization are available.9

To quantitatively evaluate the effect of coefficient quantization on the position of the poles or zeroes of a digital transfer function, a "root sensitivity function" can be computed.

### Overflow and Underflow Handling

Digital control system algorithms are usually implemented using two's-complement, fixed-point arithmetic. This convention designates a certain number of integer and fractional bits. The fixed-point arithmetic computations may, at some point, produce a result that is too large to be represented in a chosen form of fixed-point notation (e.g., Q12). The resulting overflow, if untreated, may cause degraded performance such as limit cycles and large noise spikes at the filter's output which may contribute to the system's instability. The system must be able to recover from the overflow condition, i.e., return to its normal, nonoverflow state.

Consider an example of the Q12 representation. The number 7.5 multiplied by itself gives the result of 56.25, an overflow in Q12. However, no hardware overflow occurs in the accumulator; i.e.,

For the Q12 representation, the above 32-bit product is shifted left four bits and the left-most 16 bits are retained:

### 1000.0100 0000 0000

The correct answer is 56.25, but the number stored in the Q12 representation is -7.75.

The TMS32010 has a built-in overflow mode of operation that, if enabled, causes the accumulator to saturate upon detection of an overflow during addition when the accumulator register overflows. During multiplication, an overflow of the fixed-point notation may also occur even though the hardware overflow of the accumulator register does not occur. This is because the 32-bit result of a multiplication of two 16-bit numbers must be stored in a

16-bit memory word in the form consistent with the chosen fixed-point notation (see above example). To adjust the location of the binary point, the storing operation requires that the number in the accumulator be shifted left and truncated on the right before storing. If the most significant bits shifted out contain magnitude information in addition to sign information, an overflow in the chosen fixed-point notation results.

To track overflows associated with the number representation, the control system software should contain an appropriate overflow-checking routine in those places where multiplications and additions occur. This routine should not rely exclusively on the TMS32010's overflow mode to intercept and correct the overflow occurrences.

Two approaches may be used to handle overflows. The first is to prevent the overflow from occurring by choosing conservative scaling factors for the numbers used in computations, as described in the subsection, FIXED-POINT ARITHMETIC AND SCALING. These scaling factors are used to limit the range of inputs to each of the basic building blocks of the compensator, namely, the first- and second-order filter sections. The scaling factor chosen reduces the input magnitude and consequently all other signal levels, thereby enabling the compensator coefficients, the expected inputs, and their products and sums, all to be represented without overflow. The scaling must also maintain the signal levels well above the quantization noise.

The second approach for handling overflow is to adjust the sum or product each time an overflow occurs. To accomplish this, an overflow checking routine must be written and executed at certain points along the computational path. The routine must check whether the number just computed and residing in the 32-bit accumulator can be stored without overflow in a 16-bit memory location in accord with the chosen fixed-point notation. Once the routine detects an overflow condition, it should replace the computed number with the maximum or minimum representable two's-complement number. This scheme simulates a saturation condition present in analog control systems. To prevent overflow limit cycles, the saturation overflow characteristic is preferred to the two's-complement, "wrap-around" characteristic.9

An example of the overflow checking and correcting technique for a first- and second-order filter subroutine is provided in the section, TMS32010 IMPLEMENTATION OF COMPENSATORS AND FILTERS. This Direct-Form II implementation subroutine checks for overflow occurrences upon computation of the filter's intermediate state variable and again upon computation of the filter's output.

In a digital control system, the first- and second-order building blocks are either cascaded or connected in parallel to compute a series of control algorithms. The first- and second-order filter subroutine, called to compute each of the control system's elements, uses 16-bit memory locations as storage media for its intermediate values, in which case it is appropriate to check for overflow in each block.

At the end of a computational chain — before the final, computed digital output is ready for transfer to the analog domain - it is necessary to check that the number being sent to the digital-to-analog converter is within the range based on the manner in which the converter is interfaced to the processor data bus. For example, if a 12-bit converter is wired to the 12 least significant bits (LSBs) of the 16-bit processor data bus, then the 12 LSBs must contain both magnitude and sign information, which may require that the original 16-bit number be adjusted or limited before being sent to the converter.

Underflow conditions, which can also appear during digital control algorithms, are conceptually similar to overflows in that the computed value contained in the 32-bit accumulator is too small to be accurately represented in a 16-bit memory word in the chosen fixed-point notation. One possible solution to this problem is to multiply the small result by a gain constant to raise its value to a representable level. The appropriately chosen gain constant may come as a result of gain distribution throughout the digital control system, whereby large gains from some of the building blocks get uniformly distributed over a range of the system's sections.

### DIGITAL CONTROL SYSTEM SOFTWARE DESIGN PHILOSOPHY

To maximize the manageability and portability of the system software, a modular or top-down design technique should be used. This section shows how the modular software structure and the proper layout of system memory contribute to the efficient implementation of a digital control design.

### **Modular Software Structure**

The concept of modular software design is a technique developed to make system software more manageable and portable. Top-down design is used to break up a large task into a series of smaller tasks or building blocks, which in turn are used for structuring a total system in a level-by-level form. At the end of a top-down design process, a number of modules are linked together which, under the control of a main program, perform as a complete system.

In addition to making the software-development and software-modification processes more manageable, modular design also enhances software portability. Digital control systems use a number of standard functional blocks such as compensators, notch filters, and demodulators. It is therefore likely that a designer who already has access to one digital control system will want to "borrow" some of its functional building blocks to quickly implement a new, different control unit or reconfigure the existing one. The designer who has access to these functional blocks or modules needs only modify the main program by providing a different sequence of subroutine calls. An initialization routine, a first- and second-order filter routine, a roundoff routine, and an overflow checking routine are examples of functional building blocks.

Each software module is written as a subroutine with a clear and efficient interface (for parameter passing, stack use, etc.) with the main program. In order to maintain the general-purpose function of the module, the data used in computations within a module (i.e., filter coefficients, statevariable values, etc.) should be accessed using indirect addressing rather than direct addressing. Only those variables whose values remain unchanged should be addressed directly.

### Layout of TMS32010 Data Memory

The layout of the TMS32010 data memory in a digital control system implementation should be defined in accordance with the requirements of the software modules used in the implementation of the system. The procedure is illustrated by the first- and second-order filter subroutine of the section, TMS32010 IMPLEMENTATION OF COMPENSATORS AND FILTERS. This subroutine manipulates its pointer registers so that upon completion of the computations in one filter section, the registers automatically point to the set of coefficients and state variables of the next filter section.

If the software designer arranges his filter coefficient and state-variable sections in the order of execution of the control-system algorithms, a sequence of compensators and filters may be executed with a single subroutine call for each element. This scheme enables faster execution of the control algorithms since there is no need to explicitly reload the pointers in order to match the requirements of the current software module being called.

A designer must define all of the data memory locations (set up a system memory map) at the beginning of the program. An efficient way to accomplish this is to use the TMS32010 assembler's DORG (dummy origin) directive. This directive does not cause code generation. DORG defines a data structure to be used by the system; i.e., it generates values corresponding to the labels of consecutive data memory locations. Using the DORG directive, as opposed to equating labels with data memory locations through the EQU directive, provides flexibility when the data structure needs to be modified. For example, when defining a number of new data memory locations, the labels are inserted in the middle of the "dummy" block and the assembler assigns the values automatically. This function would have to be performed manually if the EQU directive were used.

The software designer must also build a table in the TMS32010 program memory that corresponds to the previously defined data memory map. The table is then loaded into the data memory by the initialization routine during system startup.

These techniques are illustrated in the next section, TMS32010 IMPLEMENTATION OF COMPENSATORS AND FILTERS. Note that in the example program in Appendix B. location ONE has to be the last location in the table. Note also that the states and the coefficients of the filters are defined in reverse order to the order in which the filters execute. This is due to the way the initialization and filter routines are written.

## TMS32010 IMPLEMENTATION OF COMPENSATORS AND FILTERS

Design procedure and error handling for the standard first- and second-order compensator and filter subroutine are described in this section. Methods for implementing higher-order structures, implementation tradeoffs, and examples of typical compensators and filters are also given.

### Standard First- and Second-Order Block as a Subroutine

A standard first- and second-order compensator section is a prime example of the building block philosophy discussed earlier. The routine presented here computes first- and second-order IIR filter sections using the Direct-Form II network structure<sup>12</sup> and performs roundoffs and overflow checking. The Direct-Form II, although it somewhat obscures the definition of the variables, is chosen over the Direct-Form I because it requires fewer "delays", i.e., data storage locations, in its computational algorithm.

Consider the second-order transfer function:

$$D(z) = \frac{N0 + N1 z^{-1} + N2 z^{-2}}{1 + D1 z^{-1} + D2 z^{-2}} = \frac{U(z)}{E(z)}$$

For Direct-Form II, the corresponding difference equations are:

$$x(n) = e(n) - D1 x(n-1) - D2 x(n-2)$$

$$u(n) = N0 x(n) + N1 x(n-1) + N2 x(n-2)$$

The signal flowgraph for this transfer function is shown in Figure 3.




Figure 3. Direct-Form II Compensator/Filter

The filter routine accommodates a scaling scheme as defined on the main program level; i.e., the values can be scaled by 2<sup>15</sup> or 2<sup>12</sup>. The routine is written so that chain implementation of a number of compensators and filters is possible if the data structure, namely, the coefficient and state-variable tables, are properly arranged (see the previous section, CONTROL SYSTEM SOFTWARE DESIGN PHILOSOPHY). The routine takes its input from the accumulator and outputs the result to the accumulator so that the main program can efficiently call for the successive execution of the filter routine with a different set of parameters each time.

Two checks for overflow are made within the filter routine. One is made upon computing the value of the intermediate (state) variable and the other upon computing the filter's output. Each overflow check determines whether the 32-bit computed result can be stored in a 16-bit memory location under the adopted scaling scheme. If an overflow condition occurs, the routine "saturates" the output; i.e., it returns the maximum or minimum representable value.

A drawback of overflow checking upon computing the output is the loss of precision of the least-significant bits of the accumulator, which are truncated during the accumulator storing operation. This loss of precision is insignificant, however, in comparison with the loss of precision due to an overflow condition.

The first-order filter section is computed exactly like the second-order section. The two coefficients N2 and - D2 that multiply the ''oldest'' value of the intermediate (state) variable, i.e., the bottom branch of the filter in Figure 3, are equal to zero. This scheme reduces the second-order digital filter to the first-order filter. An example program that uses the first- and second-order filter routine to compute several elements of a digital control system is given in Appendix B.

### **Higher-Order Filters: Cascade Versus Parallel Tradeoffs**

A higher-order filter or compensator in a digital control system can be implemented either as a single section or as a combination of first- and second-order sections. The single section or direct implementation form is easier to implement and executes faster, but it generates a larger numerical error. The larger error occurs because the long filter computation process involves a substantial accumulation of errors resulting from multiplications by quantized coefficients and because the roots of high-order polynomials are increasingly sensitive to changes in their (quantized) coefficients. For this reason, the direct realization form is not recommended except for a very low-order controller.

The suggested method of implementing a high-order transfer function is to decompose it into first-order blocks (to accommodate single real poles) and second-order blocks (to accommodate complex conjugate poles or pairs of real poles), and connect these blocks either in a cascade or a parallel configuration.

For the cascade realization (see Figure 4), the transfer function must be decomposed into a product of first-order and second-order functions of the form:

$$D(z) = K D_1(z) D_2(z) ... D_n(z)$$

Each second-order block has the form:

$$D_{i}(z) = \frac{N0 + N1 z^{-1} + N2 z^{-2}}{1 + D1 z^{-1} + D2 z^{-2}}$$

Each first-order block is obtained by equating the coefficients of  $(z^{-2})$ , i.e., N2 and D2, to zero.




Figure 4. Cascade Implementation of a High-Order Transfer Function

The designer must decide how to pair the poles and zeroes in forming the  $D_i(z)$ . A pole-zero pairing algorithm that minimizes the output noise is available.  $^{10}$  The ordering of the  $D_i(z)$  also affects output noise due to quantization and whether or not limit cycles are present.  $^{10}$ 

For the parallel realization (see Figure 5), the transfer function is expanded as a sum of first-order and second-order expressions of the form:

$$D(z) = K + D_1(z) + D_2(z) + ... + D_n(z)$$

where the first-order blocks have the form:

$$D_i(z) = \frac{N0}{1 + D1 z^{-1}}$$

and the second-order blocks have the form:

$$D_i(z) = \frac{N0 + N1 z^{-1}}{1 + D1 z^{-1} + D2 z^{-2}}$$




Figure 5. Parallel Implementation of a High-Order Transfer Function

The concept of ordering of  $D_i(z)$  does not apply to the parallel configuration.

Pole-zero pairing is fixed by the constraints imposed by the partial-fraction expansion.

The parallel realization has an obvious advantage over the cascade form when an algorithm executes on a multiprocessor system where the filter algorithm can be split up among the processors and run concurrently.

No significant difference is apparent between the parallel and cascade realizations in performance factors such as execution speed and program/data memory use when the algorithms execute on a single processor. <sup>13</sup> The parallel algorithm could possibly provide more precision in computing the filter's output if the designer decided to save the double-precision (32-bit) results from each of the first-and second-order sections and perform a double-precision addition to calculate the final filter output.

### **Examples of Typical Compensators** and Filters

Examples of structures used in digital control systems: compensators (lowpass filters), and notch filters are shown in Table 1. The analog and digital versions of the transfer functions, along with the scaled form of the transfer functions and their coefficient values, are given. A complete example of a transformation from the analog to the digital domain using bilinear transformation with frequency prewarping is presented in Appendix A.

The gain constant that appears in some transfer functions can be implemented either by integrating it into its transfer function or by distributing it over a number of filter sections in a cascade implementation scheme.

### PROCESSOR INTERFACE CONSIDERATIONS

Alternatives should be considered when designing the data-acquisition portion of the digital controller hardware. This section addresses the A/D and D/A converter selection, different analog sensor interface methods, and communication with the host processor.

Table	ı.	Examples	of	Analog	and	Digital	Versions of	Common	Transfer	Functions
-------	----	----------	----	--------	-----	---------	-------------	--------	----------	-----------

Analog Prototype Transfer Function	Digital Transfer Function (Computed by Billnear Transformation with Frequency Preverping: f <sub>g</sub> = 4020 fts)	Scaled Digital Transfer Function	Scaled Coefficients and Order of Storage in Data Memory (se required by First- and Second-Order Filter Routine)
First-Order Compensator:	1.0+1.0 z-1	Scaling Factor = 215 408 + 408 z = 1	NO - 408 N1 - 408
G(a) = 100	D(z) = 0.012436 1.0 - 0.99975 z - 1	D(z) = 32768 - 32760 z - 1	D1 = 32760
Second-Order Compensator:		Scaling Factor = 2 <sup>12</sup>	NO = 4096
G(a) = 1000 $\frac{S^2 + 68.25 + 3943}{S^2 + 2512S + 6.31 \times 10^6}$	$D(z) = 870.77 \qquad \frac{1.0 - 1.9824 z^{-1} + 0.9826 z^{-2}}{1.0 - 1.7548 z^{-1} + 0.5474 z^{-2}}$	$D(z) = 870.77 \qquad \frac{4098 - 8120 z^{-1} + 4025 z^{-2}}{4096 - 5140 z^{-1} + 2242 z^{-2}}$	N1 = -8120 N2 = 4025 D1 = 5140 D2 = -2242
100-Hz Notch Filter:		Scaling Factor = 212	NO = 4033
G(a) = $\frac{S^2 + 3.9478 \times 10^5}{S^2 + 125.864S + 3.9478 \times 10^5}$	$D(z) = \frac{0.98467 - 1.94534 z^{-1} + 0.98467 z^{-2}}{1.0 - 1.94534 z^{-1} + 0.98935 z^{-2}}$	$D(z) = \frac{4033 - 7968 z^{-1} + 4033 z^{-2}}{4096 - 7968 z^{-1} + 3970 z^{-2}}$	N1 = -7968 N2 = 4033 D1 = 7968 D2 = -3970

### A/D and D/A Conversions and Integrated Circuits

The A/D and D/A converter selection for a control system design may be based on several factors. Among the most crucial factors are the maximum conversion speed of the converter and the wordlength of the device.

The A/D conversion speed relates directly to the required sampling rate of the specific application. This rate is determined by the need to sample fast enough to prevent aliasing and excessive phase lag and to sample slow enough to avoid the unnecessary expense and accuracy of high data rates.

The A/D wordlength should be chosen based on a worst-case analysis using the following two criteria:

- The dynamic range of the continuous input signal, and
- 2. The quantization noise of the A/D converter. For dynamic range, the designer should determine the minimum and maximum values of the continuous input that need to be accurately represented and select the A/D wordlength in bits based on the resolution required within this range.

Quantization noise is due to the quantization effect of the A/D. The value of this noise during a single conversion can be represented by the difference between the exact analog value and the value allowable with the finite resolution of the A/D. This quantization noise may assume any value in the range -q/2 to +q/2 for a rounding converter or 0 to q for a truncating A/D converter where q is the quantization level. The quantization level q is equal to the full-scale voltage range divided by  $2^{\rm B}$  where B is the number of bits in the converter. The quantization noise may be modeled as uniformly distributed noise. The designer should make his

choice based on the maximum acceptable quantization level.

The D/A converter wordlength should be chosen in a similar manner to choosing the A/D wordlength by considering the dynamic range of the output signal.

The effects of A/D and D/A converter wordlength on the performance of a high-speed control system are detailed in the University of Arkansas study (see the section on the design example of the TMS32010-based rate-integrating gyro positioning system). The study analyzed the time-domain performance of the system (unit impulse, step, ramp, and torque-disturbance response) as a function of A/D and D/A wordlengths. Twelve-, fourteen-, and sixteen-bit converters were used. The only significant difference found between them was the steady-state error. Twelve-bit converters were found to be adequate.

In a multi-input digital control system, the signal acquisition portion of the digital controller must provide for the multiplexing of several analog inputs into a single A/D converter. Consequently, some external devices are needed to pre-filter (antialiasing filters), sample and hold the analog signals from each channel (S/H circuits), and multiplex the signals onto the A/D converter (analog multiplexer). Multiplexing and filtering may also be necessary at the output in cases where the digital control system computes multiple outputs for the control of the plant.

Two configurations of a cost-effective, multichannel data acquisition system for a digital controller are shown in Figure 6. The first accommodates up to eight inputs; the second can accommodate up to 32 inputs. Note that in these two systems, only one S/H per eight inputs exists, and the variables are sampled in sequence with the same sampling interval between successive samples of a given signal. There will be a "skew" in time between the samples of the various




Figure 6. Cost-Effective Data Acquisition Systems

inputs with a possible unwanted effect on the system performance. In this case, the use of a fast A/D converter may be justified to minimize this effect.

If truly simultaneous sampling is required, an array of S/H circuits may be used to capture the values of all the inputs concurrently. This solution, shown in Figure 7, is more expensive due to the cost of S/Hs. In such simultaneous sampling systems, a fast conversion must be performed before the signal values present on the S/Hs start to droop. Therefore, the maximum conversion rate must be fast enough to accommodate this constraint.




Figure 7. Data Acquisition System with Simultaneous Sampling

In some cases, high-speed A/D converters (100- to 500-kHz conversion rates) are required. Two 12-bit A/D devices that will accommodate these speed requirements are

the ADC85 and the AD5240 from Analog Devices. The ADC85 allows a conversion rate of up to 100 kHz and the AD5240 up to 200 kHz. There are other converters available from several manufacturers.

D/A converters, on the other hand, are inherently faster, the selection is much broader, and the cost is less.

When high-speed converters are not needed (when only a few input channels exist or a single converter per channel is justified), devices such as the TCM2913 and TCM2914 codecs may be useful in digital control applications. Although telecommunications-oriented, these devices are low in cost and provide on-chip antialiasing and smoothing filters. The TCM2913 or TCM2914 both contain A/D and D/A converters. The 8-bit digital output of the A/D and the 8-bit digital input to the D/A are both arranged in a companded (compressed/expanded) form using μ-law or A-law companding techniques. The µ-law and A-law companding techniques allow small numbers to be represented with maximum accuracy, but require a conversion routine before the companded samples can be used in two's-complement computations. Such conversion routines are based on lookup tables and need only a few TMS32010 instruction cycles to execute. 14 The devices interface to the processor in a serial form and convert the data at a maximum rate of 8 kHz.

All of these data acquisition systems can accommodate differential inputs from analog transducers, such as pressure sensors, strain gauges, and others. To maintain accuracy in the case of a low-level input signal and to minimize noise effects, twisted-pair leads can be used to connect the transducer output to an instrumentation amplifier (differential-to-single-ended conversion circuit) that in turn is connected to the analog multiplexer. Alternatively, balanced twisted-pair leads can be connected to a differential analog multiplexer which drives an instrumentation amplifier of the same kind. The amplifier rejects the common-mode noise and presents the single-ended output to the S/H circuit and the A/D converter. <sup>15,16</sup> These two configurations are shown in Figure 8.




Figure 8. Differential Input Configurations

# Synchronization of the Processor and External Devices

In a multichannel data acquisition system with one A/D converter, a designer must generate a sequence of timing signals to synchronize the S/H circuits, the analog multiplexer, the A/D converter, and the input/output latches with the operation of the TMS32010. The designer may decide to generate the timing signals from the TMS32010 clock by subdividing its frequency or using a timing and control circuit based on its own clock.

An alternative way to build a multi-channel data acquisition system is to designate a separate A/D for each channel. In this case, the timing-signal generation is simpler and the A/D converters used may be slower and less costly, although more of them are necessary. The designer should perform a tradeoff analysis based on board space, overall system cost, and power consumption.

### **Communication with Host Computer**

In addition to having a fast signal-processing microprocessor, a need may exist for an executive processor to monitor the system's operation. Such an executive processor would be used for system startup/initialization (coefficient and initial-condition loading), responding to emergency conditions such as overflow and underflow, system reprogramming/reconfiguration (loading a new program or a new set of coefficients), and a thorough system test and calibration. The system should be constructed so that the executive processor can interrupt, halt, or alter the execution of the signal processor at any time in response to contingency situations.

### DESIGN EXAMPLE: RATE-INTEGRATING GYRO STABILIZATION LOOP

An example of using the TMS32010 processor to implement a digital control system is presented in this section. Sampling rate selection, the system's hardware and software, and system performance are discussed.

### **System Description**

The system used as an example of the application of the TMS32010 is a servo-control system for stabilizing a large, two-axis gimbaled platform with a DC-motor drive. Inertial rate-integrating gyroscopes mounted directly on the platform serve as angular motion sensors. Such systems are required for the precise control of line-of-sight (LOS) and line-of-sight rate for use in pointing and tracking applications for laser, video, inertial navigation, and radar systems.

At present, digital control is not normally used in systems of this type because of the fast throughput rates and computational accuracy required to perform the control computations and notch filtering. Current line-of-sight stabilization systems continue to use analog electronics to implement servo-compensation functions and error-signal conditioning. Thus, the system is representative in

complexity and performance of typical systems currently in use by the aerospace industry and are candidates for microprocessor-based digital control.

The digital control system was designed as part of a research contract carried out by the University of Arkansas under the sponsorship of Texas Instruments from February 1982 to February 1984.18,19

### System Model and Control Compensation

A single axis of the stabilization system has two primary control loops: the rate loop and the position loop. In addition, a tachometer loop exists within the position loop. The rate and position loops are identified in Figure 9, a diagram of the elevation axis of the system. In its analog version, the system employs analog electronics to implement all control compensation and signal conditioning functions.

Figure 10 identifies those filters and compensators in the rate loop that are to be incorporated into the digital control system.

This study's approach provides a digital implementation of the designated analog elements of the rate loop without sacrificing closed-loop performance. In keeping with the recommendations of the DIGITAL COMPENSATOR DESIGN section, the technique for the conversions of the analog compensators and notch filters to their digital counterparts is the bilinear transformation with frequency prewarping. Within the rate loop, the transfer functions to be implemented digitally consist of a first-order and a second-order compensator, along with six notch filters. Within the position loop, there is one first-order compensator and one notch filter. The transfer functions, shown in Table 2, list both the analog prototypes and their digital equivalents.

The sampling rate chosen is 4020 samples per second (sampling period is 249  $\mu$ s). This rate is more than twice the highest frequency of consequence (1800 Hz, the highest rate-loop notch frequency) to prevent aliasing. The rate is fast enough to prevent excessive phase lag in the rate loop and is more than ten times the closed rate-loop bandwidth (approximately 80 Hz). The rate was also chosen to be an integer multiple of 30 Hz, which is a commonly used update rate of the video and infrared imaging/tracker devices that provide the line-of-sight rate command to the stabilization system's rate loop. The update rate of the imaging device and the sampling rate within the rate loop are thus synchronized.

After simulating the closed rate loop, the phase margin was found to be five degrees less than it was for the all-analog system, due to the computational and other delays associated with sampling. To overcome this deterioration in phase margin, the second-order rate-loop compensator was redesigned to provide additional phase lead. The compensator was modified to provide enough additional phase lead so that the phase margin of the digital system matched that of the analog system. The modified compensator is listed in the table.




Figure 9. Line-of-Sight Stabilization/Pointing System Elevation Axis




Figure 10. Line-of-Sight Stabilization/Pointing System Rate-Loop [19]

Table 2. Analog and Digital Compensators and Notch Filters

Compensator/ Filter Element	Analog Transfer Function	Digital Transfer Function (f <sub>s</sub> = 4020 Hz)
Rate-Loop 1st-Order Compensator	$G6 = \frac{100}{S+1}$	$D6 = \frac{0.1244 (1.0 + 1.0 Z^{-1})}{1.0 - 0.99975 Z^{-1}}$
Rate-Loop 2nd-Order Compensator	$G7 = \frac{1000 (S^2 + 62.8S + 3943)}{S^2 + 2512S + 6.31 \times 10^6}$	D7 = $\frac{754.7101 (1.0 - 1.98426 Z^{-1} + 0.9845 Z^{-2})}{1.0 - 1.255 Z^{-1} + 0.5474 Z^{-2}}$
Rate-Loop 1800-Hz Notch Filter	G8 = $\frac{S^2 + (2\pi \ 1800)^2}{S^2 + \frac{2\pi \ 1800}{5} S + (2\pi \ 1800)^2}$	D8 = $\frac{0.96877 + 1.83411 Z^{-1} + 0.96877 Z^{-2}}{1.0 + 1.83411 Z^{-1} + 0.93754 Z^{-2}}$
Rate-Loop 900-Hz Notch Filter	$G9 = \frac{S^2 + (2\pi \ 900)^2}{S^2 + \frac{2\pi \ 900}{2.5} S + (2\pi \ 900)^2}$	D9 = $\frac{0.8352 - 0.27291 Z^{-1} + 0.8352 Z^{-2}}{1.0 - 0.27291 Z^{-1} + 0.67041 Z^{-2}}$
Rate-Loop 560-Hz Notch Filter	G10 = $\frac{S^2 + (2\pi 560)^2}{S^2 + \frac{2\pi 560}{5} S + (2\pi 560)^2}$	D10 = $\frac{0.9287 - 1.19021 Z^{-1} + 0.9287 Z^{-2}}{1.0 - 1.19021 Z^{-1} + 0.8574 Z^{-2}}$
Rate-Loop 140-Hz Notch Filter	G11 = $\frac{S^2 + (2\pi \ 140)^2}{S^2 + \frac{2\pi \ 140}{5} \ S + (2\pi \ 140)^2}$	D11 = $\frac{0.97875 - 1.91083 Z^{-1} + 0.97875 Z^{-2}}{1.0 - 1.91083 Z^{-1} + 0.95751 Z^{-2}}$
Rate-Loop 120-Hz Notch Filter	G12 = $\frac{S^2 + (2\pi \ 120)^2}{S^2 + \frac{2\pi \ 120}{5} \ S + (2\pi \ 120)^2}$	D12 = $\frac{0.9817 - 1.92896 Z^{-1} + 0.9817 Z^{-2}}{1.0 - 1.92896 Z^{-1} + 0.96339 Z^{-2}}$
Rate-Loop 100-Hz Notch Filter	G13 = $\frac{S^2 + (2\pi \ 100)^2}{S^2 + \frac{2\pi \ 100}{5} \ S + (2\pi \ 100)^2}$	D13 = $\frac{0.98467 - 1.94534 \ Z^{-1} + 0.98467 \ Z^{-2}}{1.0 - 1.94534 \ Z^{-1} + 0.96935 \ Z^{-2}}$
Position-Loop 1st-Order Compensator	$G22 = \frac{6.6 \text{ S} + 45.54}{\text{S}}$	D22 = $\frac{6.60566 - 6.59434 Z^{-1}}{1.0 - Z^{-1}}$
Position-Loop 400-Hz Notch Filter	$G24 = \frac{S^2 + (2\pi \ 400)^2}{S^2 + \frac{2\pi \ 400}{5} \ S + (2\pi \ 400)^2}$	D24 = $\frac{0.94471 - 1.53204 Z^{-1} + 0.94471 Z^{-2}}{1.0 - 1.53204 Z^{-1} + 0.88942 Z^{-2}}$

### Hardware

In the digital control system, the analog compensators and the notch filters are replaced by a digital signal processor, the TMS32010, along with the additional interface hardware needed to provide the digital input signals to the controller and the analog signals to the plant. Figure 11 shows the system hardware block diagram.

The hardware was packaged onto five wirewrap boards. It was fabricated as a prototype test bed, and was constructed from commercially available components that have military-specification counterparts. Twelve-bit A/D and D/A converters were used, based on the studies of time-domain performance characteristics of the system.

#### Software

The TMS32010 software is composed of four modules: Initialization Routine, Main Program, Rate-Loop Subprogram, and Subroutines. Figure 12 shows the system software block diagram.

The Initialization software disables and enables interrupts, loads data memory with filter coefficients, program constants, and gain terms, and initializes the TMS32010 registers.

The Main Program software calls the Delay Subroutine at the beginning of each sample period to wait for the A/D to complete conversion of all input variables. It then does on-line compensation for the error signal sensor variation by executing the A/D Drift Subroutine. The Main Program then reads value of the input variable, calls the Rate-Loop Subprogram to compute the control output, and, when that subprogram returns the output variable, loads it into the appropriate output register.

The Rate Loop Subprogram calls subroutines that perform each compensator and notch filter computation and checks the computed output for overflow.

The Subroutines consist of a single routine for performing any of the compensator or notch-filter

computations (first- and second-order .viter routine), along with routines for checking overflow, providing delay, and performing multiplication of low-precision numbers by a constant.

The A/D Drift Subroutine compensates on-line for the variations in the rate-loop error signal sensor (as a function of time and temperature). The subroutine uses an external calibration input and follows the model of the sensor variations to estimate the true value of the A/D input.

The digital control system is interrupt-driven. An interrupt occurs every 1/4020 seconds (approximately 250  $\mu$ s). This starts the A/D conversion of a new set of sample inputs and restarts the TMS32010 on a new pass through its software.

A TMS32010 Evaluation Module (EVM) and Emulator (XDS) were used in the software development to permit single-step execution of the software for comparison with the corresponding computations produced by simulations written with the aid of the Continuous System modeling Program (CSMP). These simulations take into account the input/output signal quantization levels, microprocessor architecture, memory and internal register lengths.

Other software functions associated with a complete, self-contained control module include:

- 1. System calibration, testing, and startup
- 2. Error checking and contingency responses
- 3. Setting of gains, time constants, and other programmable or adjustable parameters
- System shutdown.

These functions are implemented by a general-purpose executive processor (SBP9989), thus allowing the TMS32010 to handle computation-intensive tasks.

### **System Performance**

The system performance was evaluated in the following two-step procedure:

1. A hybrid computer system was constructed




Figure 11. Digital Controller Hardware Block Diagram [19]




Figure 12. Digital Controller Software Block Diagram [19]

consisting of an analog-computer implementation of part of the nondigital portion of the rate loop coupled with the TMS32010-based digital controller.

A full-scale CSMP simulation of the entire rate loop was conducted.

The closed-loop performance of the rate loop was characterized by the following responses: rate-command step response, torque-disturbance step response, and torque-disturbance frequency response. The results are shown in Figures 13 through 15.

In the rate-command step response, the percent overshoot, peak time, and settling time are similar for both the discrete and continuous systems, but the continuous system is slightly smoother. The torque-disturbance step response shows that the discrete system is slightly slower in correcting for a torque disturbance input. In addition, the discrete system has a low-level oscillation (limit cycle). The frequency responses for a torque-disturbance input are also similar, with the continuous system having slightly better torque disturbance rejection in the low-frequency region. These results show that the analog and the digital systems are comparable even though no special efforts were made to take advantage of the capability that digital control offers.

The flexibility of the digital control system was demonstrated by programming the digital system with the capability to correct for a variation in the sensor input to the A/D converter. The system was able to correct on-line (by using a known standard, calculating the gain, and dividing it out) for a 50 percent sinusoidal variation in the sensor gain.

The conversion between two different stabilization systems serves as another flexibility example. The software

of a small, two-axis stabilization system was converted to the software of the higher-precision, large, two-axis gimbaled-platform stabilization loop described earlier. The only modification required was in the Main Program and the Rate-Loop Subprogram for the latter system. The modular software design procedure made possible the use of most of the building blocks (subroutines) in the implementation of the new controller.

In general, the study demonstrated the technical feasibility of digital control for a wide-bandwidth, high-precision type of system. Due to the limited scope of the study, the full power of digital control was not utilized, in that the control algorithms were constrained by the design to emulate their analog prototypes. It is likely that significant performance improvements could be achieved by advanced control techniques.

Additional capacity in the TMS32010 remains to accommodate improved, more sophisticated compensators. Table 3 shows the TMS32010 utilization.

Table 3. TMS32010 Utilization (LOS Stabilization System Rate-Loop)

	Used	Available	% Use	
Program	275	4096	70/	
Memory	words	words	7%	
Data	76	144	53%	
Memory	words	words	53%	
Execution	72 -	250 -	200/ +	
Time	73 μs	250 μs	29% *	

<sup>\*</sup>Based on a 16-MHz (i.e., less than maximum) clock rate.




Figure 13. Rate-Loop Rate Command Step Response [19]




Figure 14. Rate-Loop Normalized Torque-Disturbance Step Response [19]




Figure 15. Rate-Loop Normalized Torque-Disturbance Frequency Response [19]

Other microprocessors that were considered for implementing this digital controller system were: Intel 8086, Zilog Z-8000, Motorola 68000, and the Fairchild 9445. These microprocessors were unable to meet the criterion that the maximum allowable time between samples for processing be 250  $\mu s$ . Among the signal-processing microprocessors, the AMI 2811, while apparently fast enough, has only a  $12\times12$  multiplier; and the Intel 2920 has only four inputs and no branching instructions.

The principal limitation of the TMS32010 was that of having eight inputs and eight outputs. Except for this restrictior, the processor would have been able to carry out the processing for both axes of the two-axis gimbaled platform. This limitation could be removed by the addition of logic circuitry.

### **ACKNOWLEDGMENTS**

The authors would like to thank Larry Chatelain of Texas Instruments Incorporated, Dallas, Texas, and Stanley Stephenson of the University of Arkansas, Fayetteville, Arkansas, for their help in the preparation of this document.

### REFERENCES

### TI TMS32010 Documentation

- TMS32010 Assembly Language Programmer's Guide, Texas Instruments Incorporated (1983).
- TMS32010 User's Guide, Texas Instruments Incorporated (1983).
- 3. TMS32010 Development Support Reference Guide, Texas Instruments Incorporated (1984).
- Digital Filter Design Package: Interactive Software for Digital Filter Design and Automatic Code Generation for the Texas Instruments TMS32010, Atlanta Signal Processors Incorporated, 770 Spring Street, Suite 208, Atlanta, Georgia 30332 (1984).

### References on Digital Control

- 5. P. Katz, Digital Control Using Microprocessors, Prentice-Hall (1981).
- R. Jacquot, Modern Digital Control Systems, Marcel Dekker, Inc. (1981).
- 7. P. Moroney, Issues in the Implementation of Digital Feedback Compensators, MIT Press, pp. 16-17 (1983).

- B.C. Kuo, Digital Control Systems, Holt, Rinehart, & Winston (1980).
- 9. P. Moroney, Issues in the Implementation of Digital Feedback Compensators, MIT Press (1983).
- C. Phillips, H. Nagle, Digital Control System Analysis and Design, Prentice-Hall, Inc. (1984).
- M. Masten, "Rate-Aiding for Line-of-Sight Stabilization/Tracking Systems," Texas Instruments Engineering Journal, Vol 1, No. 2 (September-October 1984).

### References on Digital Signal Processing

- 12. A. Oppenheim and R. Schafer, *Digital Signal Processing*, Prentice-Hall, Inc. (1975).
- The Implementation of FIR/FIR Filters with the TMS32010, Texas Instruments Incorporated (1983).
- 14. Companding Routines for the TMS32010, Texas

- Instruments Incorporated (1984).
- S. Moore, S. Pietkiewicz, "Monolithic A/D Converter Interfaces Directly With Most Microprocessors", Electronic Design (September 6, 1984).
- R. Jaeger, "Tutorial: Analog Data Acquisition Technology Part III," *IEEE Micro* (November 1982).
   A. Oppenheim, A. Willsky, Signals and Systems,
- A. Oppenheim, A. Willsky, Signals and Systems, Prentice-Hall, Inc. (1983).

### References for the Design Example

- Digital Servo Techniques, Phase One, Department of Electrical Engineering, University of Arkansas, Fayetteville, Arkansas 72701 (1982).
- Digital Control Techniques, Phase Two, Feasibility Demonstration, Vol I and II, Department of Electrical Engineering, University of Arkansas, Fayetteville, Arkansas 72701 (1984).

### APPENDIX A

### Development of a Digital Compensator Transfer Function

The development of a digital equivalent of an analog compensator transfer function using the bilinear transformation with frequency prewarping is shown in this appendix. The technique is described in the section, DIGITAL COMPENSATOR DESIGN.

Beginning with an analog prototype transfer function,

$$G(s) = 1000 \frac{S^2 + 68.2 \text{ S} + 3943}{S^2 + 2512 \text{ S} + 6.31 \times 10^6}$$

The sampling frequency to be used in converting to a digital equivalent is f=4020 Hz (i.e., the sampling period  $T_s=1/4020$  s =  $248.76\times10^{-6}$  s).

The characteristic equation of this analog transfer function is:

$$S^2 + 2512 S + 6.31 \times 10^6 = 0$$

which fits the standard, second-order form:

$$S^2 + 2 \zeta \omega_n S + \omega_n^2 = 0$$

The natural frequency  $\omega_n = \sqrt{6.31 \times 10^6} = 2511.9713 \text{ rad/s}$ 

To compensate for nonlinear mapping of analog-to-digital frequencies by the bilinear transformation method, the natural frequency is prewarped according to the formula:

$$\omega_p \ = \frac{2}{T} tan \ \frac{\omega_0 T}{2} = \frac{2}{248.76 \times 10^{-6}} \ tan \ \ \frac{2511.9713 \times 248.76 \times 10^{-6}}{2} = \ 2597.03 \ rad/s$$

This prewarping scheme matches exactly the natural frequency in the analog and digital domains for the compensator.

To obtain the prewarped version of the analog transfer function, the complex variable s in the original transfer function is replaced with  $(\omega_0/\omega_p)$ s. It is therefore convenient to compute the ratio:

$$\frac{\omega_0}{\omega_p} = \frac{2511.9713}{2597.03} = 0.9672$$

The prewarped G(s), i.e., Gp(s) is then computed as:

$$G_{p}(s) = 1000 \quad \frac{(0.9672 \text{ s})^2 + 68.2 (0.9672 \text{ s}) + 3943}{(0.9672 \text{ s})^2 + 2512 (0.9672 \text{ s}) + 6.31 \times 106}$$
$$= 1000 \quad \frac{s^2 + 70.51 \text{ s} + 4214.87}{s^2 + 2597.16 \text{ s} + 6.75 \times 106}$$

Bilinear transformation is next applied to  $G_p(s)$  whereby the continuous variable s is replaced by the expression that involves the discrete variable z:

$$S = \frac{2}{T} \frac{z-1}{z+1}$$

This produces the discrete transfer function D(z).

For the compensator.

After further computations,

$$D(z) = 706.76 \frac{1.0 - 1.9824 z^{-1} + 0.9826 z^{-2}}{1.0 - 1.2548 z^{-1} + 0.5474 z^{-2}}$$

The final step is the gain adjustment in the digital transfer function. This can be accomplished by matching the analog and digital gains at some predetermined frequency, for example, DC.

For the DC case,  $s = i\omega = 0$  and from the bilinear transformation:

$$z = \frac{2+sT}{2-sT} = 1$$

Therefore, at DC, G(0) = D(1).

For this transfer function, G(0) = 0.6249, D(1) = 0.5072. If  $G(0) = K \times D(1)$ , then the constant K becomes

$$\frac{0.6249}{0.5072} = 1.2321$$

The final form of the digital equivalent transfer function is:

$$D(z) = 870.77 \frac{1.0 - 1.9824 z^{-1} + 0.9826 z^{-2}}{1.0 - 1.2548 z^{-1} + 0.5474 z^{-2}}$$

where the gain of 870.77 is the product of K  $\times$  (the unadjusted digital gain), i.e., 870.77 = 1.2321  $\times$  706.76.

# APPENDIX B TMS32010 Example Program

An example TMS32010 program that uses the first- and second-order filter routine to compute several elements of a digital control system is provided in this appendix. The program illustrates the concepts of modular software design, data memory layout, and cascade implementation of high-order transfer functions. The program was executed on a combination of the TMS32010 Emulator (XDS) and Analog Interface Board (AIB) using random noise as input. The input was sampled at a 4000-Hz rate.

The following transfer functions are implemented with Q12 scaling:

900-Hz Notch Filter 
$$D(z) = \frac{0.8352 - 0.2729 z^{-1} + 0.8352 z^{-2}}{1.0 - 0.2729 z^{-1} + 0.6704 z^{-2}}$$

1800-Hz Notch Filter 
$$D(z) = \frac{0.9688 + 1.8341 z^{-1} + 0.9688 z^{-2}}{1.0 + 1.8341 z^{-1} + 0.9375 z^{-2}}$$

Other transfer functions (compensators, notch filters) can be implemented in identical fashion by expanding the data structure (filter coefficients and states) and making additional filter routine calls to compute these elements.

The output, as observed on a spectrum analyzer, is shown in Figure B-1.




Figure B-1. Spectrum Analyzer output (900-Hz and 1800-Hz Notch Filters)

The first notch from the left is at 900 Hz, the second is at 1800 Hz. The attenuation of the notch frequencies is about 23 dB in reference to the passband region.

The program that produced this output is as follows:

```
0108
                        System initialization routine. The routine initializes
0109
                        the TMS32010 and other system components.
                        The calling sequence is:
0110
                        CALL
                                INIT
0111
0112
0113
                        Initialize the 32010
0114
          0039
                INIT
                        FOLL
0115 0039 7F81
                        DINT
                                                 DISABLE INTERRUPTS
0116 003A 7F8B
                        SOVM
                                                 SET OVERFLOW MODE
0117
0118
                        Initialize Data Memory
0119 003B 6E00
                        LDPK
                                                 USE PAGE 0
0120 0030 6880
                        LARP
                                                 USE ARO
0121 003D 701E
                                ARO, TBLEND-TABLE
                                                         INIT PTR TO END OF DATA
                        LARK
0122 003E 7E20
                        LACK
                                TBLEND
                                                 INIT PTR TO END OF TABLE
0123
          003F
                XFER
                        FOIL
0124 003F 6788
                                                 XFER FROM PROG TO DATA MEM
                        TBLR
                                                 BUMP PTR DOWN
0125 0040 101E
                        SUB
                                ONE
0126 0041 F400
                        BANZ
                                XFER
                                                 GO XFER MORE
     0042 003F
0127
0128
                        Inititialize AIB
0129 0043 4800
                        OUT
                                MODE, PAO
                                                 AIB mode
                                RATE, PA3
                                                 AIB RATE
0130 0044 4B01
                        OUT
0131
0132 0045 7F8D
                        RET
                                                 RETURN
0133
0134
                ¥
0135
                ×
                        First and second order filter routine. Computes an IIR
0136
                        filter using Direct Form II algorithm and adapts to a
0137
                        scaling scheme defined in the calling program.
0138
0139
                       The routine incorporates overflow handling code upon
0140
                *
                        computing the intermediate value and the output.
0141
                ¥
0142
                ¥
                        The calling sequence is:
0143
                        ACC = scaled filter input
                ¥
                        ARG = ptr to coeff table
0144
                *
                        AR1 = ptr to state var table
0145
                ¥
                       CALL
                               FILTR2
0146
                ¥
                       ACC = scaled filter output
0147
                ¥
0148
                        ARO = ptr to next set of coeff's
0149
                        AR1 = ptr to next set of state var's
0150
0151
          0046
                FILTR2 EQU
0152 0046 6881
                        LARP
                                AR1
                                                 USE AR1
0153
0154
                        Compute intermediate value
0155 0047 6A90
                        LT
                                *-. ARO
0156 0048 6D91
                        MPY
                                *-.AR1
                                                 MPY X2*D2
0157 0049 6CA0
                        LTA
                                *+, ARO
                                                 T=X1, ACC=KU+X2*D2
                                *-, AR1
0158 004A 6D91
                        MPY
                                                 MPY X1*D1
                                                 T=X2, ACC=KU+X2*D2+X1*D1
0159 004B 6C98
                        LTA
0160 004C 6898
                        MAR
                                *-
                                                 AR1=PTR TO XO
0161
0162
                        Round, store and check for intermediate overflow
0163 004D FA00
                        BLZ
                                LBL10
                                                 CHECK FOR +/- RESULT
```

RIG SY			FAMIL)	MACRO A	ASSEMBLER PC2.	1 84.107
	004E					
0164	00 <b>4F</b>	OB1E		ADD	ONE, SCALE-1	ROUND
0165	0050	5088		SACH	*,16-SCALE	UPDATE INTERMEDIATE VAL
0166	0051	1010		SUB	MAX16, SCALE	SUBTRACT SCALED MAX POS NUMBER
0167	0052	FB00		BLEZ	LBL20	IF ACCK=0 THEN NO OVERFLOW
	0053	005F			•	
0168	0054	661C		ZALS	MAX16	OVERFLOW, LOAD MAX POS NUMBER
0169	0055	5088		SACL	*	UPDATE INTERMEDIATE VALUE
	0056			В	LBL20	GO, COMPUTE OUTPUT
	0057	005F				,
0171		0058	LBL10	EQU	\$	
	0058			SUB	ONE,SCALE-1	ROUND
	0059			SACH	*,16-SCALE	UPDATE INTERMEDIATE VAL
	005A			SUB	MIN16, SCALE	SUBTRACT SCALED MIN NEG NUMBER
	005B			BGEZ	LBL20	IF ACC>=0 THEN NO OVERFLOW
01.0		005F		2322		I 11005 5 THEIR 110 STERR EST
0176	005D			ZALS	MIN16	OVERFLOW, LOAD MIN NEG NUMBER
	005E			SACL	*	UPDATE INTERMEDIATE VALUE
0178	OOSE	3000	*	OHOL	•	OF BATE INTERNEDIATE VALUE
0179			*	Computa	filter output	
0180		005F	LBL20	EQU	\$	
	005F		LDLL	MAR	*+,AR0	USE ARO
	0060			MPY	*-,AR1	MPY X2*N2
	0061			ZAC	~ , m\1	CLR ACC
	0062			LTD	*-, ARO	T=X1, ACC=X2*N2, UPDATE X2
	0063			MPY	•	MPY X1*N1
					*-,AR1	
	0064			LTD	*-, ARO	T=XO, ACC=X2*N2+X1*N1, UPDATE X1
	0065			MPY	*-, AR1	MPY X0*NO
	0066	/F8F		APAC		ACC=X2*N2+X1*N1+X0*N0
0189			*			
0190			*		or output overfl	
0191	0067			BLZ	LBL30	CHECK FOR +/- RESULT
		0071				
	0069			ADD	ONE, SCALE-1	ROUND
	006A			SACH	OUTPUT, 16-SCALE	
	006B			SUB	MAX16, SCALE	SUBTRACT SCALED MAX POS NUMBER
0195	0060			BLEZ	LBL40	IF ACC<=0 THEN NO OVERFLOW
		0079				
	006E			LAC	MAX16, SCALE	OVERFLOW, LOAD MAX POS NUMBER
0197	006F			В	LBL50	GO, RETURN
	0070	007A		<b>5011</b>	_	
0198		0071	FBF30		\$	
	0071			SUB	ONE, SCALE-1	ROUND
	0072			SACH	OUTPUT, 16-SCALE	
	0073			SUB	MIN16, SCALE	SUBTRACT SCALED MIN NEG NUMBER
0202	0074			BGEZ	LBL40	IF ACC>=0 THEN NO OVERFLOW
		0079				
	0076			LAC	MIN16, SCALE	OVERFLOW, LOAD MIN NEG NUMBER
0204	0077			В	LBL50	GO, RETURN
	0078	007 <b>A</b>				
0205			*			
0206		0079	LBL40	EQU	\$	
	0079			LAC	OUTPUT, SCALE	RESTORE ACC
0208		007A	LBL50	EQU	\$	
	007A	7F8D		RET		RETURN
0210			*			
0211			*			
0212				END		

NO ERRORS, NO WARNINGS

#### TMS320 BIBLIOGRAPHY

The following articles and papers have been published since 1982 regarding the Texas Instruments TMS320 Digital Signal Processors. They are listed here for readers who are interested in getting further information about these processors and their applications.

#### 1982

- 1. K. McDonough, E. Caudel, S. Magar, and A. Leigh, "Microcomputer with 32-Bit Arithmetic Does High-Precision Number Crunching," *Electronics*, Vol 55, No. 4, 105-10 (February 1982).
- T. Schalk and M. McMahan, "Firmware-Programmable μc Aids Speech Recognition," Electronic Design, Vol 30, No. 15, 143-7 (July 1982).
- S. Magar, R. Hester, and R. Simpson, "Signal-Processing μc Builds FFT-Based Spectrum Analyzer," *Electronic Design*, Vol 30, No. 17, 149-54 (August 1982).
- G. Farber, "Microelectronics-Developmental Trends and Effects on Automation Techniques," Regelungstechnik Praxis (Germany), Vol 24, No. 10, 326-36 (October 1982).
- K. McDonough and S. Magar, "A Single Chip Microcomputer Architecture Optimized for Signal Processing," *Electro*/82 Conference Record (1982).
- 6. S. Magar, "Trends in Digital Signal Processing Architectures," Wescon/82 Conference Record (1982).
- 7. L. Kaplan, "Signal Processing with the TMS320 Family," Midcon/82 Conference Record (1982).

- L. Dusek, T. Schalk, and M. McMahan, "Voice Recognition Joins Speech on Programmable Board," *Electronics*, Vol 56, No. 8, 128-32 (April 1983).
- 2. R. Wyckoff, "A Forth Simulator for the TMS320 IC," Rochester Forth Applications Conference, 141-50 (June 1983).
- 3. R. Cushman, "Sophisticated Development Tool Simplifies DSP-Chip Programming," *Electronic Design*, Vol 28, No. 20, 165-78 (September 1983)
- W. Loges, "Digital Controls Using Signal Processors," Elektronik (Germany), Vol 32, No. 19, 51-4 (September 1983).
- J. Elder and S. Magar, "Single-Chip Approach to Digital Signal Processing," Wescon/83 Electronic Show and Convention (November 1983).
- M. Malcangi, "VLSI Technology for Signal Processing. III," Elettronica Oggi (Italy), No. 11, 129-38 (November 1983).
- P. Strzelcki, "Digital Filtering," Systems International (Great Britain), Vol 11, No. 11, 116-17 (November 1983).
- 8. J. So, "TMS320 A Step Forward in Digital Signal Processing," *Microprocessors and Microsystems* (Great Britain), Vol 7, No. 10, 451-60 (December 1983).

- 9. W. Loges, "Higher-Order Control Systems with Signal Processor TMS320," *Elektronik* (Germany), Vol 32, No. 25, 53-5 (December 1983).
- 10. A. Kumarkanchan, "Microprocessors Provide Speech to Instruments," Journal of Institute of Electronic and Telecommunication Engineers (India), Vol 29, No. 12 (December 1983).
- 11. D. Daly and L. Bergeron, "A Programmable Voice Digitizer Using the TI TMS320 Microcomputer," Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (1983).
- 12. L. Morris, "A Tale of Two Architectures: TI TMS320 SPC vs. DEC Micro/J-11," Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (1983).
- L. Pagnucco and D. Garcia, "A 16/32 Bit Architecture for Signal Processing," Mini/Micro West 1983 Computer Conference and Exhibition (1983).
- 14. L. Adams, "TMS320 Family 16/32-Bit Digital Signal Processor, an Architecture for Breaking Performance Barriers," *Mini/Micro West 1983 Computer Conference and Exhibition* (1983).
- C. Erskine, "New VLSI Co-Processors Increase System Throughput," Mini/Micro Midwest Conference Record (1983).
- R. Simar, "Performance of Harvard Architecture in TMS320," Mini/Micro West 1983 Computer Conference and Exhibition (1983).
- 17. W. Gass, "The TMS32010 Provides Speech I/O for the Personal Computer," *Mini/Micro Northeast Electronics Show and Convention* (1983).
- 18. J. Potts, "A Versatile High Performance Digital Signal Processor," Ohmcon/83 Conference Record (1983).
- 19. A. Holck, "Low-Cost Speech Processing with TMS32010," Midcon/83 Conference Record(1983).
- 20. S. Mehrgardt, "Signal Processing with a Fast Microcomputer System," Proceedings of Eusipco-83 Second European Signal Processing Conference, Netherlands (1983).
- H. Strube, R. Wilhelms, and P. Meyer, "Towards Quasiarticulatory Speech Synthesis in Real Time," Proceedings of Eusipco-83 Second European Signal Processing Conference, Netherlands (1983).
- R. Blasco, "Floating-Point Digital Signal Processing Using a Fixed-Point Processor," Southcon/83 Electronics Show and Convention (1983).
- 23. W. Gass and M. McMahan, "Software Development Techniques for the TMS320," Southcon/83 Electronics Show and Convention (1983).
- 24. L. Kaplan, "Flexible Single Chip Solution Paves Way for Low Cost DSP," Northcon/83 Electronics Show and Convention (1983).
- J. Potts, "New 16/32-Bit Microcomputer Offers 200-ns Performance," Northcon/83 Electronics Show and Convention (1983).
- R. Dratch, "A Practical Approach to Digital Signal Processing Using an Innovative Digital Microcomputer in Advanced Applications," Electro '83 Electronics Show and Convention (1983).
- L. Kaplan, "The TMS32010: A New Approach to Digital Signal Processing," Electro '83 Electronics Show and Convention (1983).

- 1. O. Ericsson, "Special Processor Did Not Meet Requirements Built Own Synthesizer," *Elteknik Aktuell Elektronik* (Sweden), No. 3, 32-6 (February 1984).
- 2. S. Mehrgardt, "General-Purpose Processor System for Digital Signal Processing," *Elektronik* (Germany), Vol 33, No. 3, 49-53 (February 1984).
- H. Strube, "Synthesis Part of a 'Log Area Ratio' Vocoder Implemented on a Signal-Processing Microcomputer," *IEEE Transaction on Acoustics, Speech and Signal Processing*, Vol ASSP-32, No. 1, 183-5 (February 1984).
- E. Catier, "Listening Cards or Speech Recognition," Electronique Industrielle (France), No. 67, 72-6 (March 1984).
- 5. J. Bucy, W. Anderson, M. McMahan, R. Tarrant, and H. Tennant, "Ease-of-Use Features in the Texas Instruments Professional Computer," *Proceedings of IEEE*, Vol 72, No. 3, 269-82 (March 1984).
- S. Magar, "Signal Processing Chips Invite Design Comparisons," Computer Design, Vol 23, No. 4, 179-86 (April 1984).
- S. Mehrgardt, "32-Bit Processor Produces Analog Signals," *Elektronik* (Germany), Vol 33, No. 7, 77-82 (April 1984).
- 8. M. Hutchins and L. Dusek, "Advanced ICs Spawn Practical Speech Recognition," *Computer Design*, Vol 23, No. 5, 133-9, (May 1984).
- 9. R. Cushman, "Easy-to-Use DSP Converter ICs Simplify Industrial-Control Tasks," *Electronic Design*, Vol 29, No. 17, 218-28 (August 1984).
- P. Rojek and W. Wetzel, "Multiprocessor Concept for Industrial Robots: Multivariable Control with Signal Processors," *Elektronik* (Germany), Vol 33, No. 16, 109-13 (August 1984).
- D. Lee, T. Moran, and R. Crane, "Practical Considerations for Estimating Flaw Sizes from Ultrasonic Data," *Materials Evaluation*, Vol 42, No. 9, 1150-8 (August 1984).
- P.K. Rajasekaran and G.R. Doddington, "Real-Time Factoring of the Linear Prediction Polynomial of Speech Signals," *Digital Signal Processing - 1984: Proceedings of the International Conference*, 405-10 (September 1984).
- 13. A. Casini, G. Castellini, P.L. Emiliani, and S. Rocchi, "An Auxiliary Processor for Biomedical Signals Based on a Signal Processing Chip," *Digital Signal Processing 1984: Proceedings of the International Conference*, 228-32 (September 1984).
- 14. Keun-Ho Ryoo, "On the Recent Digital Signal Processors," Journal of Korean Institute of Electrical Engineering (Korea), Vol 33, No. 9, 540-9 (September 1984).
- 15. G. Pawle and T. Faherty, "DSP/Development Board Offers Host Independence," Computer Design, Vol 23, No. 12, 109-16 (October 15, 1984).
- 16. V. Kroneck, "Conversing with the Computer," *Elektrotechnik* (Germany), Vol 66, No. 20, 16-18 (October 1984).

- 17. M. Malcangi, "Programmable VLSI's for Vocal Signals," *Electronica Oggi* (Italy), No. 10, 103-13 (October 1984).
- 18. G. Gaillat, "The CAPITAN Parallel Processor: 600 MIPS for Use in Real Time Imagery," *Traitement de Signal* (France), Vol 1, No. 1, 19-30 (October-December 1984).
- 19. W. Loges, "A Code Generator Sets up the Automatic Controller Program for the TMS320," *Elektronik* (Germany), Vol 33, No. 22, 154-8 (November 1984).
- H. Volkers, "Fast Fourier Transforms with the TMS320 as Coprocessor," Elektronik (Germany), Vol 33, No. 23, 109-12 (November 1984).
- 21. R. Schafer, R. Mersereau, and T. Barnwell, "Software Package Brings Filter Design to PCs," Computer Design, Vol 23, No. 13, 119-25 (November 1984).
- 22. W. Gass and M. Arjmand, "Real-Time 9600 Bits/sec Speech Coding on the TI Professional Computer," Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (1984).
- M. Dankberg, R. Iltis, D. Saxton, and P. Wilson, "Implementation of the RELP Vocoder Using the TMS320," Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (1984).
- 24. A. Holck and W. Anderson, "A Single-Processor LPC Vocoder," Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (1984).
- 25. B. Bryden and H. Hassanein, "Implementation of Full Duplex 2.4 kbps LPC Vocoder on a Single TMS320 Microprocessor Chip," Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (1984).
- S. Magar, "Architecture and Applications of a Programmable Monolithic Digital Signal Processor A Tutorial Review," Proceedings of IEEE International Symposium on Circuits and Systems (1984).
- 27. E. Fernandez, "Comparison and Evaluation of 32-Bit Microprocessors," Mini/Micro Southeast Computer Conference and Exhibition (1984).
- 28. J. Perl, "Channel Coding in a Self-Optimizing HF Modem," International Zurich Seminar on Digital Communications; Applications of Source Coding, Channel Coding and Secrecy Coding: Proceedings, 101-6 (1984).
- 29. D. Quarmby (Editor), Signal Processor Chips, Granada, England (1984).
- W. Loges, "Signal Processor as High-Speed Digital Controller," *Elektronik Industrie* (Germany), Vol 15, No. 5, 30-2 (1984).
- 31. R. Mersereau, R. Schafer, T. Barnwell, and D. Smith, "A Digital Filter Design Package for PCs and TMS320," Midcon/84 Electronic Show and Convention (1984).
- 32. J. Bradley and P. Ehlig, "Applications of the TMS32010 Digital Signal Processor and Their Tradeoffs," Midcon/84 Electronic Show and Convention (1984).
- 33. R. Steves, "A Signal Processor with Distributed Control and Multidimensional Scalability," *Proceedings of IEEE National Aerospace and Electronics Conference* (1984).

- 34. N. Morgan, Talking Chips, McGraw-Hill (1984).
- 35. V. Vagarshakyan and L. Gustin, "On a Single Class of Continuous Systems A Solution to the Problem on the Diagnosis of Output Signal Characteristics Recognition Procedures," IZV. AKAD. NAUK ARM. SSR, SER. TEKH. NAUK (USSR) Vol 37, No. 3, 22-7 (1984).
- T.R. Myers, "A Portable Digital Speech Processor for an Auditory Prosthesis," Wescon/84 Conference Record (1984).
- 37. J. Bradley and P. Ehlig, "Tradeoffs in the Use of the TMS32010 as a Digital Signal Processing Element," Wescon/84 Conference Record (1984).
- 38. D. Garcia, "Multiprocessing with the TMS32010," Wescon/84 Conference Record (1984).

- C. Erskine, S. Magar, E. Caudel, D. Essig, and A. Levinspuhl, "A Second-Generation Digital Signal Processor TMS32020: Architecture and Applications," *Traitement de Signal* (France), Vol 2, No. 1, 79-83 (January-March 1985).
- 2. V. Milutinovic, "4800 Bit/s Microprocessor-Based CCITT Compatible Data Modem," Microprocessing and Microprogramming, Vol 15, No. 2, 57-74 (February 1985).
- S. Magar, D. Essig, E. Caudel, S. Marshall and R. Peters, "An NMOS Digital Signal Processor with Multiprocessing Capability," Digest of IEEE International Solid-State Circuits Conference (February 1985).
- S. Magar, E. Caudel, D. Essig, and C. Erskine, "Digital Signal Processor Borrows from μP to Step up Performance," Electronic Design, Vol 33, No. 4, 175-84 (February 21, 1985).
- S. Magar, S.J. Robertson, and W. Gass, "Interface Arrangement Suits Digital Processor to Multiprocessing," *Electronic Design*, Vol 33, No. 5, 189-98 (March 7, 1985).
- G. Kropp, "Signal Processor Offers Multiprocessor Capability," Elektronik (Germany), Vol 34, No. 6, 53-8 (March 1985).
- P. Mock, "Add DTMF Generation and Decoding to DSP-μP Designs," Electronic Design, Vol 30, No. 6, 205-20 (March 1985).
- C. D. Crowell and R. Simar, "Digital Signal Processor Boosts Speed of Graphics Display Systems," Electronic Design, Vol 33, No. 7, 205-9 (March 1985).
- K. Lin and G. Frantz, "Speech Applications with a General Purpose Digital Signal Processor," *IEEE Region 5 Conference Record* (March 1985).
- G. Frantz and K. Lin, "The TMS320 Family Design Tools," Proceedings of Speech Tech 85, 238-40 (April 1985).
- M. McMahan, "A Complete Speech Application Development Environment," Proceedings of Speech Tech 85, 293-95 (April 1985).
- 12. J. Reimer, M. McMahan and M. Arjmand, "ADPCM on a TMS320 DSP Chip," Proceedings of Speech Tech 85, 246-49 (April 1985).

- 13. W.J. Christmas, "A Microprocessor-Based Digital Audio Coder and Decoder," *International Conference on Digital Processing of Signals in Communications*, No. 62, 22-26 (April 1985).
- P. Ehlig, "DSP Chip Adds Multitasking Telecomm Capability to Engineering Workstation," *Electronic Design*, Vol 33, No. 10, 173-84 (May 2, 1985).
- W.W. Smith, Jr., "Agile Development System, Running on PCs, Builds TMS320-Based FIR Filter," Electronic Design, Vol 33, No. 13, 129-38 (June 6, 1985).
- R.H. Cushman, "Third-Generation DSPs Put Advanced Functions On-Chip," EDN, Vol 30, No. 16, 58-68 (July 11, 1985).
- 17. K. Lin and G. Frantz, "Speech Applications Created by a Microcomputer," IEEE Potentials (December 1985).
- 18. C. Erskine and S. Magar, "Architecture and Applications of a Second-Generation Digital Signal Processor," Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (1985).
- 19. J. Reimer and A. Lovrich, "Graphics with the TMS32020," Wescon/85 Conference Record (1985).
- H. Hassanein and B. Bryden, "Implementation of the Gold-Rabiner Pitch Detector in a Real Time Environment Using an Improved Voicing Detector," Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing, Vol ASSP-33, No. 1, 319-20 (1985).
- 21. T. Fjallbrant, "A TMS320 Implementation of a Short Primary Block ATC-System with Pitch Analysis," International Conference on Digital Processing of Signals in Communications, No. 62, 93-96 (1985).

### **INDEX**

The following topics are included in the application reports or articles and are referenced by the section numbers used in this book.

KEY WORDS	SECTION NUMBERS	KEY WORDS	SECTION NUMBERS
A		, <b>F</b>	
adaptive predictive coder adaptive predictor adaptive transversal filter ADPCM (Adaptive Predictive Pulse-Code Modulation) AIB (Analog Interface Board)	21 17 15 14, 17 2, 3	FIR (Finite Impulse Response) filter FFT (Fast Fourier Transform) floating point  G	3 4 6, 7, 17
analog interface ASPI (Atlanta Signal Processors Inc.) assembler/linker autocorrelation	14 2, 3, 18 2 20, 21	graphics gyro H	9, 13, 23 24
В		hands-free telephone	14
Bell Laboratories DSP I butterfly (FFT)	21 4	hardware interface: A/D and D/A asynchronous inputs codec	11, 14 10 11, 12, 14
c		DRAM EPROM	11, 12, 14 12 12
codec companding compensator	5, 14 5, 14, 15, 17 24	external memory interface chip microcomputer (MC68000)	11, 14 11 13
computer/peripherals control controller	20, 21, 22, 23, 24 24 24	PROM RAM ROM SRAM	12, 14 11 11 12
D		UART hardware tools:	12
data decryption data encryption development tools DFDP (Digital Filter Design	16 16 2	AIB emulator EVM ordering information/part	2 2 2
Package) DFT (Discrete Fourier Transform)	2, 3 4, 19	numbers host interface host-peripheral processing	2 13, 14 13
digital control digital filter DSP textbooks DTMF (Dual-Tone Multiple	24 2, 3 2	I IIR (Infinite Impulse Response)	
Frequency) dynamic time warping	14, 19 22	filter imaging interface (refer to hardware	3 9, 23
E		interface)	
echo cancellation echo estimation emulator (XDS) encryption EVM (Evaluation Module)	15 15 2 16 2		

INDEX

KEY WORDS	SECTION NUMBERS	KEY WORDS	SECTION NUMBERS
L		speech coders:	
		ADPCM	17
lattice filter	20, 21	APC	21
line-drawing algorithm	23	LPC	20
linker	2	subband	18
LPC (Linear Predictive Coding)	20, 21, 22	speech detection	15
	, ,	speech recognition	22
M		standards:	
		CCITT	14, 15, 17
matrix multiplication	9, 23	FCC	14
MC68000	13	IEEE	6, 7
multiprocessing	13	NBS	16
maniprocessing	15	subband coder	18
N		Subbana Coder	10
		Т	
NEC μPD7721	21	-	
notch filter	24	telecommunications	14, 15, 16, 17,
noten men	24	terecommunications	18, 19
P		telephone test set	14
r		third-party support	2
Pacific Microcircuits Ltd.	11	three-D rotation	9, 23
parallel/serial interface	14	TMS320 family	2
	22	TMS320 family TMS32010	
pattern matching PBX/TDM	14	1 M332010	2, 3, 5, 6, 8, 9, 10, 11, 14, 16,
			17, 18, 19, 20,
PCM (Pulse Code Modulation)	5, 14, 17		
pitch tracking	20, 21	TM 4022010 25	21, 22, 24
D.		TMS32010-25	2
R		TMS320C10	2
•		TMS32011	2
radix	4	TMS32020	2, 3, 4, 5, 7, 9,
recognition	22	m) 10000 000	12, 13, 15, 23
rotation (graphics)	23	TMS320C25	2
RTC (Regional Technology	_	TMS34061	23
Center)	2	tools	2
		two/four (2/4) hybrid wire	
S		transformer connection	14
secure communication	16, 20	V	
serial/parallel interface	14	·	
simulator	2	video	23
sine-wave generation	8	vocoder architecture	21
software library	2	VRAM (Video RAM)	23
software tools:	2	VSC (Video System Controller)	23
assembler/linker	2	+5C (*ideo System Controller)	23
ordering information/part	<b>4</b>	w	
numbers	2	**	
simulator	2 2	wayafarm ganaration	8
	2	waveform generation	o
software library	2		

724 INDEX

## TI Sales Offices

BELGIÉ/BELGIQUE N.V. Texas Instruments Belgium S.A. Mercure Centre Raketstraat, 100, Rue de la Fusée 1130 Brussel/Pruxelles Tel: (02) 720 80 00 Telex: 6101 TEXBEL

DANMARK Texas Instruments A/S Marielundvej 46E 2730 Herlev Tel: (02) 917400 Telex: 35123 TEXIN

Texas Instruments Deutschland GmbH. Haggertystr. 1 8050 Freising Tel: 08161/80-4002 Telex: 526529 Kurfüstendamm 195-196 1000 Berlin 31

DEUTSCHLAND

Tel: 030/8 82 73 65 Frankfurter Allee 6-8 6236 Eschborn Tel: 06196/80 70

EIRE
Texas Instruments (Ireland)
Brewery Road
Stillorgan
Co. Dublin
Tel: (01) 831311

ESPAÑA
Texas Instruments España S.A.
C/José Lázaro Galdiano No. 6
28036 Madrid
Tel: (l) 4581458
Telex: 23634

FRANCE
Texas Instruments France
8-10 Avenue Morane Saulnier
78141 Vélizy-Villacoublay Cedex
Tel: (1) 39 46 97 12
Telex: 698707 F

HOLLAND Texas Instruments Holland B.V. Hogehilweg 19 Postbus 12995 1100 AZ Amsterdam-Zuidoost Tel: (020) 5602911 Telex: 12196

ITALIA
Texas Instruments Italia S.p.A.
Divisione Semiconduttori
Nucleo Industriale
Viale Delle Scienze, 1
02015 Cittaducale (Rieti)
Tel: (0746) 6941
Telex: 5110/3 TISIT 1

NORGE Texas Instruments Norge A/S PB 106 Refstad (Sinsenveien 53) 0585 Oslo 5 Tel: (02) 155090 ÖSTERREICH
Texas Instruments Ges.mbH.
Hietzinger Kai 101-105

A-1130 Wien Tel: 0222/9100-0 Telex: 136 796

PORTUGAL
Texas Instruments Equipamento
Electronico (Portugal) LDA.
R. Eng. Frederico Ulrich, 2650
Moreira Da Maia
4470 Maia
Tel: (2) 948 1003
Telex: 22485

SCHWEIZ/SUISSE Texas Instruments Switzerland AG Riedstraße 6 CH-8953 Dietikon Tel: (01) 740 22 20 Telex: 825 260 TEXIN

SUOMI FINLAND Texas Instruments OY Ahertajantie 3 P.O. Box 81, 0201 Espoo Tel: (90) 0-461-422

Telex: 121457

Telex: 10377

SVERIGE Texas Instruments International Trade Corporation (Sverigefilialen) Norra Hamnvagen 3 BOX 39103 100 54 Stockholm Tel: (08) 235480

UNITED KINGDOM Texas Instruments Ltd. Manton Lane, Bedford, MK41 7PA Tel: (0234) 67466 Telex: 82178

Technical Enquiry Service Tel: (0234) 223000

# TI Regional Technology Centres

DEUTSCHLAND Texas Instruments Deutschland GmbH. Haggertystraße 1 8050 Freising Tel: 08161/80-4002



Kirchhorsterstraße 2 3000 Hannover 51 Tel: 0511/64 80 21

III. Hagen 43/Kibbelstraße 19 4300 Essen 1 Tel: 0201/24 25-0

Maybachstr. 11 7302 Ostfildern 2/Nellingen Stuttgart Tel: 0711/34 03-0

FRANCE Centre de Technologie Texas Instruments France 8-10 Avenue Morane Saulnier 78141 Velizy-Villacoublay Cedex Tel: (1) 39 46 97 12 Telex: 698707 F

Texas Instruments France Boite Postale 5 06270 Villeneuve-Loubet Tel: 93 20 01 01 Telex: 470127 F

HOLLAND Texas Instruments Holland B.V. Hogehilweg 19 Postbus 12995 1100 AZ Amsterdam-Zuidoost Tel: (020) 5602911 Telex: 12196

ITALIA
Texas Instruments Italia S.p.A.
Divisione Semiconduttori
Nucleo Industriale
Viale Delle Scienze, 1
02015 Cittaducale (Rieti)
Tel: (0746) 6941
Telex: 611003 TISIT 1
Texas Instruments Italia S.p.A.

1 Acxas Instruments Italia S.p.A. Divisione Semiconduttori Viale Europa 40, 20093 Cologno Monzese (Milano) Tel: (02) 25300 1 Telex: 332633 MITEX I

SVERIGE
Texas Instruments
International Trade Corporation
(Sverigefilialen)
Norra Hamnvagen 3
BOX 39103
100 54 Stockholm
Tel: (08) 255480
Hotline: (08) 615448

UNITED KINGDOM Texas Instruments Ltd. Regional Technology Centre Manton Lane, Bedford, MK41 7PA Tel: (0234) 67466 Telex: 82178 Technical Enquiry Service Tel: (0234) 223000



## **NOTES**



	ž.			
	•			
	€			
	,			

